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Summary
The versatility of power electronic converters has made them a dominant force in the cur-
rent electrical and electronic engineering industry. So too industry presents a wider range of
applications, forever demanding operation at higher power levels. To meet this need a variety
of multilevel converters have evolved. The challenge often lies in the selection of the appro-
priate topology for a specific application. This thesis presents a practical comparison between
the Series-Stacked and Neutral Point Clamped multilevel converter topologies as candidates
for Medium Voltage Direct Current and Traction applications. Their configurations, charac-
teristics, switching techniques and practical performances are compared, in order to aid the
topology selection process.
Opsomming
As gevolg van die veelsydigheid van drywings elektroniese omsetters word dit geimple-
menteer in n toenemende hoeveelheid toepassings met toenemende drywings vlakke in die
elektriese en elektroniese industrie. Om aan hierdie behoefte te voorsien het n reeks veelvlak
omsetters ontstaan. Die uitdaging hiermee is die keuse van die toepaslike topologie vir n spe-
sifieke doelwit. Hierdie proefskrif vergelyk die Serie Gekoppelde en die Geklemde Neutrale
Punt omsetters ten opsigte van konfigirasie, karakteristieke, skakel tegnieke en praktiese
werksverrigting om die toepaslikheid te bepaal vir Medium Spanning Gelykstroom en Traksie
toepassings.
11
Stellenbosch University http://scholar.sun.ac.za
Acknowledgements
In the memory of my father whose presence and advice is still sorely missed.
I would like to thank the following people and institutions:
Dr Johan Beukes for the direct guidance, encouragement and patience.
My Family members, especially my Mother, for their support and understanding.
Chantal for the many hours of personal sacrifice, her understanding and support.
Aniel le Roux, Stephan Thiel, Jacques du Toit, Niel Bester, and a host of good friends, for
their guidance, patience and advice.
All my colleagues in the Power Electronics Research Group for their support and friend-
ship.
Mr Richard Edson for backing me till the end.
ESKOM Transmission for this wonderful opportunity.
To God be the Glory
111
Stellenbosch University http://scholar.sun.ac.za
Table of Contents
CHAPTER 1 INTRODUCTION 1
1.1 THE EVOLUTION OF POWER ELECTRONIC CONVERTERS 1
1.2 POWER ELECTRONIC CONTRIBUTION 1
1.2.1 Traction Applications 3
1.2.2 MVDC Applications 4
1.3 THESIS CONTRIBUTIONS 5
CHAPTER 2 ANALYSIS OF IGBT CONVERTER OPERATION 6
2.1 BASIC CONVERTER COMPONENTS 6
2.1.1 Single-Phase Half-Bridge Operation 7
2.1.1.1 Half-Bridge Inverter mode 7
2.1.1.2 Half-Bridge Rectifier Mode 9
2.1.2 Single-Phase Full-Bridge Operation 12
2.1.2.1 Full-Bridge Inverter Mode 12
2.1.2.2 Full-Bridge Rectifier Mode 13
2.1.3 Three-Phase Converter Operation 16
2.1.3.1 Three-Phase Inverter Mode 17
2.1.3.2 Three-Phase Rectifier Mode 17
2.2 CHAPTER SUMMARY 18
CHAPTER 3 CONVERTER REQUlREMENTS 19
3.1 REQUIRED SYSTEM CONFIGURATIONS 19
3.2 TRADITIONAL FIXED AND DYNAMIC SOLUTIONS 20
3.2.1 Active Power Conversion 20
3.2.1.1 AC-DC Power Conversion - Static and Dynamic 20
3.2.1.2 DC-AC Power Conversion - Dynamic 22
3.2.2 Line Loss Reduction - Static Series Compensation 23
3.2.3 Reactive Power Conversion - Static Shunt Compensation 24
3.2.4 Harmonic and Active Power Filtering - Static Compensation 25
3.2.4.1 Current-Source Harmonic Sources 25
3.2.4.2 Voltage-Source Harmonic Sources 26
3.2.4.3 Static Harmonic Compensation Techniques 27
3.3 ACTIVE POWER SYSTEM COMPENSATION 28
3.3.1 Series In-Line Devices 28
3.3 .1.1 Active Shunt Compensation 31
3.3.1.2 Active Series Compensation 33
3.3.1.3 Active Series-Shunt Compensation 35
3.4 CHAPTER SUMMARY 35
CHAPTER 4 MULTILEVEL CONVERTERS 36
4.1 CONVERTER LIMITATIONS AND PROPOSED SOLUTIONS 36
4.1.1 Voltage Balancing of Series Connected Switches 37
4.1.2 High Voltage Switching Observations 37
4.2 MULTILEVEL CONVERTERS 38
4.2.1 The Flying Capacitor Multilevel Converter 38
4.2.1.1 Topology 38
4.2.1.2 Waveform Generation 39
IV
Stellenbosch University http://scholar.sun.ac.za
4.2.1.3 Topology considerations 41
4.2.1.4 Topology Advantages 43
4.2.1.5 Topology Disadvantages 43
4.2.2 The Cascaded Il-Bridge Multilevel Converter 43
4.2.2.1 Topology 43
4.2.2.2 Waveform Generation 44
4.2.2.3 Topology Considerations 46
4.2.2.4 Advantages 47
4.2.2.5 Disadvantages 48
4.2.3 The Diode Clamped Multilevel Converter 48
4.2.3.1 Topology 48
4.2.3.2 Waveform Generation 49
4.2.3.3 Topology Considerations 50
4.2.3.4 Advantages 51
4.2.3.5 Disadvantages 52
4.2.4 The Series-Stacked Multilevel Converter 52
4.2.4.1 Topology 52
4.2.4.2 Waveform Generation 53
4.2.4.3 Topology considerations 54
4.2.4.4 Advantages 55
4.2.4.5 Disadvantages 55
4.3 CHAPTERSUMMARY 55
4.3.1 Topological Selection 55
CHAPTER 5 OPERATION AND SWITCHING TECHNIQUES OF THE SSC AND
NPCC 58
5.1 OVERVIEW 58
5.2 THE2-LEVELSERIES-STACKEDCONVERTERTOPOLOGY 58
5.2.1 Normal2-Level Space Vector Modulation Theory 60
5.2.1.1 General Considerations 60
5.2.1.2 The Normal2-Level SVM Switching Technique 62
5.2.1.3 DC Bus Unbalance Concerns SSC (Normal SVM) 69
5.2.1.4 Normal SVM Implementation on the 2-Level Series-Stacked Converter 69
5.2.2 Interleaved 2-Level Space Vector Modulation Theory 71
5.2.2.1 The Interleaved Switching Technique 71
5.2.2.2 DC Bus Unbalance Concerns SSC (Interleaved SVM) 73
5.2.2.3 Interleaved SVM Switching Implementation on the 2-Level Series-Stacked
Converter 73
5.3 THE3-LEVELNEUTRALPOINTCLAMPEDCONVERTERTOPOLOGY 74
5.3.1 The 3-Level SVM Switching Technique 74
5.3.1.1 Regional Determination of Vref 81
5.3.1.2 Duty Cycle Calculations for 3-Level SVM 83
5.3.2 Balancing concerns of the NPCC. 88
5.3.3 3-level SVM Implementation on the NPC Converter 89
5.4 BENEFITOFP.U. REFERENCEVALUES 91
5.5 CHAPTERSUMMARY 92
CHAPTER 6 PRACTICAL TOPOLOGY COMPARISONS 93
6.1 INTRODUCTION 93
6.2 PRACTICALCONVERTERCONSTRUCTION 93
6.2.1 Re-Configurable Converter Structure 95
v
Stellenbosch University http://scholar.sun.ac.za
6.2.2 Converter Control 97
6.3 MEASUREMENTOFIGBT OPERATION 98
6.3.1 Investigation Criterion 98
6.3.2 Switching behaviour for the SSC 99
6.3.3 Switching behaviour for the NPCC 101
6.3.4 Summary 103
6.4 VERIFICATIONOFPRACTICALOPERATIONASANSSC ANDNPCC 103
6.4.1 Converter Operation 103
6.4.1.1 Investigation Criterion 103
6.4.1.2 Practical SSC Results Using Normal SVM 104
6.4.1.3 Practical SSC Results Using Interleaved SVM 106
6.4.1.4 Practical NPCC Results Using 3-Level SVM I09
6.4.1.5 SSC and NPCC Topological Assessment 110
6.5 PERFORMANCEOFVARIOUSSWITCHINGSCHEMES 110
6.5.1 Investigation Criterion 110
6.5.2 Unfiltered Load Current Waveforms (Transformer Secondary) 111
6.5.2.1 Practical Performance of SSC Using Normal SVM 111
6.5.2.2 Practical Performance of SSC Using SVM Interleaved SVM 112
6.5.2.3 Practical Performance ofNPCC Using 3-Level SVM 115
6.5.2.4 Investigation Summary 117
6.5.3 Filtered Load Current and Voltage Waveforms 117
6.5.3.1 Investigation Criterion 117
6.5.3.2 SSC Measurements Using Normal SVM 118
6.5.3.3 SSC Measurements Using Interleaved SVM 122
6.5.3.4 NPCC Measurements Using 3-Level SVM 124
6.5.3.5 Investigation Summary 129
6.6 TOPOLOGICALANDSWITCHINGTECHNIQUEASSESSMENTONCONVERTERCOMPONENTS
............................................................................................................................................ 130
6.6.1 DC Bus Capacitor Currents 131
6.6.1.1 Investigation Criterion 131
6.6.1.2 Practical SSC Results Using Normal SVM and Interleaved Switching 131
6.6.1.3 Practical NPCC Results Using 3-Level SVM 133
6.6.1.4 Investigation Summary 135
6.6.2 Inductor Ripple Currents 136
6.6.2.1 Investigation Criterion 136
6.6.2.2 Practical SSC Results Using Normal SVM and Interleaved Switching 138
6.6.2.3 Practical NPCC Results Using 3-Level SVM 140
6.6.2.4 Investigation Summary 141
6.7 CHAPTERSUMMARY 142
CHAPTER 7 CONCLUSION 143
7.1 INVESTIGATIONSUMMARYOFTHESSC TOPOLOGY(NORMALSVM) 143
7.1.1 Positive Elements: 143
7.1.2 Negative Elements: 143
7.2 INVESTIGATIONSUMMARYOFTHESSC TOPOLOGY(INTERLEAVEDSVM) 144
7.2.1 Positive Elements: 144
7.2.2 Negative Elements: 144
7.3 INVESTIGATIONSUMMARYOFTHENPCC TOPOLOGY 144
7.3.1 Positive Elements: 144
7.3.2 Negative Elements: 145
VI
Stellenbosch University http://scholar.sun.ac.za
7.4 OVERALL SUMMARY 145
7.5 FUTURE WORK 146
CHAPTER 8 BIBLIOGRA.PHY 147
APPENDIX A SIMPLORER® SIMULATION MODELS 152
A.l MODEL FOR THE SERIES-STACKED CONVERTER - NORMAL SVM SWITCHING 152
A.2 MODEL FOR THE SERIES-STACKED CONVERTER - INTERLEAVED SVM SWITCHING 154
A.3 MODEL FOR THE NEUTRAL POINT CLAMPED CONVERTER 3-LEVEL SVM
IMPLEMENTATION 156
APPENDIX B DUTY CYCLE CALCULATIONS 160
B.l DUTY CYCLE CALCULATIONS FOR 3-LEVEL SVM FOR THE NPCC 160
B.l.1 Derivation of the Duty Cycle Formulae in Region 2 161
B.1.2 Derivation of the Duty Cycle Formulae in Region 3 162
B.1.3 Derivation of the Duty Cycle Formulae in Region 4 164
APPENDIX CC-CODE FOR PEC31 CONTROLLER 166
C.l SSC NORMAL SVM CODE 166
C.2 SSC INTERLEAVED SVM CODE 170
C.3 NPCC 3-LEVEL SVM CODE 175
APPENDIX D MODIFIED FPGA ROUTINE 186
APPENDIX E MATLAB® FILES 195
E.l CURRENT AND VOLTAGE %THD CALCULATIONS 195
E.2 EFFICIENCY CALCULATIONS 195
E.2.1 AC Power Calculations 195
E.2.2 DC Power Calculations 196
E.3 DC CAPACITOR POWER Loss CALCULATIONS 196
E.4 INDUCTOR RIpPLE THD CALCULATIONS 197
vn
Stellenbosch University http://scholar.sun.ac.za
List of Figures
Figure 1-1: Switch Applications and Capability, Rating vs. Switching Frequency 2
Figure 1-2: Ideal In-Line Traction Solution 3
Figure 1-3: Suggested Parallel Solution for Traction Applications 3
Figure 1-4: Typical MYDC Transmission Configuration 4
Figure 1-5: Parallel MYDC and AC Feeder Combination 5
Figure 2-1: A Three-Phase Converter Structure 6
Figure 2-2: Fundamental Components ofa Single-Phase Arm in a Converter 6
Figure 2-3: Half Bridge Inverter Structure 7
Figure 2-4: The Buck Converter Topology 7
Figure 2-5: Bipolar Open-loop Sinusoidal PWM Technique 8
Figure 2-6: Half-Bridge Inverter Operation: (A) Sp ON, (B) Sp OFF, (C) Voltage & Current
Output 9
Figure 2-7: The Boost Converter Topology 10
Figure 2-8: Half-Bridge Rectifier Operation: (A) Sp OFF, (B) Sp ON, (C) Sinusoidal Current
Drawn from Source 10
Figure 2-9: Typical Half-Bridge Converter Active Rectification Waveforms 11
Figure 2-10: Typical Half-Bridge Active Rectifier DC Voltage and Current Waveforms 11
Figure 2-11: Single-Phase Full-Bridge Converter 12
Figure 2-12: Full-Bridge Operation. (A) Positive Current Flow. (B) Freewheeling State 12
Figure 2-13: Three Converter States ofa Full-Bridge Single-Phase Converter 13
Figure 2-14: The Unipolar Open-loop Switching Technique 13
Figure 2-15: Full-Bridge Rectifier Operation. (A) During Ton,(B) During Ts-Ton 14
Figure 2-16: Typical Full-Bridge Converter Active Rectification Waveforms 14
Figure 2-17: Typical Full-Bridge Active Rectifier DC Voltage and Current Waveforms 15
Figure 2-18: Full-Bridge Converter Active Rectification Waveforms using Unipolar
Switching 15
Figure 2-19: Unipolar Switched Full-Bridge Active Rectifier DC Voltage & Current
Waveforms 16
Figure 2-20: Three-Phase De-Coupled Converter 16
Figure 2-21: Three-Phase Coupled Converter 17
Figure 2-22: Simulated Three-Phase Converter Inverting Waveforms 17
Figure 2-23: Simulated Three-Phase Converter Rectifying Waveforms 17
Figure 3-1: Connection Configurations 19
Figure 3-2: Compensating Concepts 20
Figure 3-3: AC Synchronous Machine and DC Machine Combination 20
Figure 3-4: Passive Diode Rectifier Operation 21
Figure 3-5: Thyristor Based HVDC Link 21
Figure 3-6: Thyristor Rectifier Operation (Resistive Load) 22
Figure 3-7: Thyristor Rectifier Operation (Current Source Load) 22
Figure 3-8: Thyristor Inverter Operation 22
Figure 3-9: Effect of Line Impedances on System Voltages 23
Figure 3-10: Effects of Static Series Compensation on System Voltages 23
Figure 3-11: Static Compensation for the Voltage Drop Over a Line Supplying an Inductive
Load. (A) The Single-Line Diagram. Vectors Before (B) & After (C) Shunt
Compensation 24
Vlll
Stellenbosch University http://scholar.sun.ac.za
Figure 3-12: Static Compensation for the Voltage Drop Over a Line Supplying a Capacitive
Load (A) The Single-Line Diagram. Vectors Before (B) & After (C) Shunt
Compensation 25
Figure 3-13: A Thyristor Rectifier and its Equivalent Circuit 25
Figure 3-14: Typical Current Harmonics Generated when using a Thyristor Rectifier 26
Figure 3-15: Passive Diode Rectifier and its Equivalent Circuit 26
Figure 3-16: Typical Harmonic Waveforms Generated when using a Diode Rectifier. 27
Figure 3-17: Tuned Harmonic Filters 27
Figure 3-18: Series In-Line Device 28
Figure 3-19: Non-Linear Load Compensation using In-Line Device 29
Figure 3-20: Power Factor Modification by Considering Two Voltage Source Model.. 29
Figure 3-21: Simulated Converter Operation as a Shunt Compensator 30
Figure 3-22: Simulated DC Bus Capacitor Currents during Shunt Compensation 30
Figure 3-23: Active Shunt Compensator 31
Figure 3-24: Shunt Compensator Equivalent Circuit 32
Figure 3-25: Active Series Compensation 33
Figure 3-26: Active Series Compensation Explanation 33
Figure 3-27: Series Compensator Equivalent Circuit 34
Figure 3-28: The Series-Shunt Topology 35
Figure 4-1: Switches Connected in Series 36
Figure 4-2: The 3-Level Flying Capacitor Multilevel Converter. 39
Figure 4-3: Alternative Shape of a 3-Level Flying Capacitor Multilevel Converter 39
Figure 4-4: The Flying Capacitor Switching States 40
Figure 4-5: Stepped Output Voltage Waveforms of a 3-level Flying Capacitor Converter 40
Figure 4-6: Three-Phase 3-Level Flying Capacitor Converter Topology 42
Figure 4-7: The 5-Level Cascaded H-Bridge Converter Topology 44
Figure 4-8: The Cascaded H-Bridge Switch States 45
Figure 4-9: Stepped Output Voltage Waveforms ofa 5-Level Cascaded H-Bridge Converter45
Figure 4-10: Alternative Switching for Waveform Generation 47
Figure 4-11: Three-Phase 3-Level Cascaded H-Bridge Converter Topology 47
Figure 4-12: The 3-Level Diode Clamped Converter Topology 48
Figure 4-13: A 4-Level Diode Clamped Converter 49
Figure 4-14: The 3-Level Diode Clamped Converter Switching States 49
Figure 4-15: Stepped Output Voltage Waveforms ofa 3-Level Diode Clamped Converter 50
Figure 4-16: A Three-Phase 3-Level Diode Clamped Converter 51
Figure 4-17: The 2-level Series-Stacked Multilevel Converter 52
Figure 4-18: Switching States of a 2-level Series-Stacked Multilevel Converter 53
Figure 4-19: Possible Series-Stacked Multilevel Converter Switching Modes 53
Figure 4-20: Output Voltage Waveforms of a 2-level Series-Stacked Multilevel Converter .. 54
Figure 4-21: A Three-Phase 2-Level Series-Stacked Converter. 54
Figure 5-1: The Three-Phase 2-Level Multilevel Converter Topology 59
Figure 5-2: Basic 2-Level Three-Phase Coupled Converter 59
Figure 5-3: Simulated Three-Phase Converter Waveforms - Unbalanced Load 60
Figure 5-4: Conventional Phase Rotation 61
Figure 5-5: Rotation of Resultant Phasor with Negative Phase Placement 61
Figure 5-6: Rotation of Resultant Phasor with Phase Placement Correct.. 61
Figure 5-7: Values used in a-~ Transformation 62
Figure 5-8: Switching States of the 2-Level Converter 63
Figure 5-9: Three-Phase Waveforms Positions for Positive Sequence Rotation 64
Figure 5-10: State Vectors for 2-Level SVM 64
IX
Stellenbosch University http://scholar.sun.ac.za
Figure 5-11: Switching State for State PNN 65
Figure 5-12: State Vectors within Sector 0, for 2-Level SVM 66
Figure 5-13: Symmetrical PWM Functionality and Vector Lengths 66
Figure 5-14: Referring the Reference Vector back to Sector 0 for 2-Level SVM 67
Figure 5-15: Typical SVM Duty Cycle Modulation Functions 69
Figure 5-16: The 2-Level Series-Stacked Converter. 70
Figure 5-17: 2-Level Normal SVM 3-Phase Output Voltage Waveforms 70
Figure 5-18: Interleaved Switching Concept 71
Figure 5-19: Interleaved SVM Duty Cycle Modulation Functions 72
Figure 5-20: Interleaved SVM Duty Cycle Modulation Functions - Magnified 72
Figure 5-21: 2-Level Normal SVM 3-Phase Output Voltage Waveforms 73
Figure 5-22: The 3-Level NPCC 74
Figure 5-23: Three-Phase NPCC Phase-Phase Switching Voltage 76
Figure 5-24 Three-Phase Waveforms Positions used for 3-Level Explanation 76
Figure 5-25: Large Voltage Switching States of the 3-Level Converter 77
Figure 5-26: Medium Voltage Switching States of the 3-Level Converter, States PNO, PON
& OPN 77
Figure 5-27: Medium Voltage Switching States of the 3-Level Converter, States NPO, NOP
& ONP 78
Figure 5-28: Upper Small Voltage Switching States of the 3-Level Converter 79
Figure 5-29: Lower Small Voltage Switching States of the 3-Level Converter 79
Figure 5-30: 3-Level SVM State Vectors 80
Figure 5-31: Regions and State Vectors within Sector 0 for 3-Level SVM 81
Figure 5-32: Referring the Reference Vector back to Sector 0 for 3-Level SVM 81
Figure 5-33: Vector Lengths for Sector 0, used throughout 3-Level SVM Theory 82
Figure 5-34: Vector and Duty Cycle Placement, used throughout 3-Level SVM Theory 84
Figure 5-35: 3-level SVM - Sector 2 - Region 4 - Switching States 87
Figure 5-36: Typical3-Level SVM Duty Cycle Modulation Functions 87
Figure 5-37: 3-Level SVM Duty Cycle Modulation Function - B-Phase 88
Figure 5-38: The 3-Level Neutral Point Clamped Converter 89
Figure 5-39: 3-Level SVM 3-Phase Output Voltage Waveforms 90
Figure 5-40: Individual Control of Currents Within the a-~ Plane 91
Figure 6-1: SSC and NPCC Per Phase Transformer Connections 94
Figure 6-2: Practical Converter Configurations 95
Figure 6-3: Practical SSC Configuration 95
Figure 6-4: Practical NPCC Configuration 95
Figure 6-5: Single SSC Module with Components Identified 96
Figure 6-6: NPCC Phase-Arm with Components Identified 96
Figure 6-7: PEC31 Controller and Optical Interface Board 97
Figure 6-8: Simulation IGBT Switch Model and Snubber Circuit (IGBT Characteristics
Included) 98
Figure 6-9: Simulated Voltage Overshoot 99
Figure 6-10: Switch Behaviour and Measurement Points for the SSC (Switch SCPI) 99
Figure 6-11: Switching of the SSC (Switch SCPI) 100
Figure 6-12: Switch Behaviour and Measurement Points for the NPCC (Switch SCPI& Diode
D5) 101
Figure 6-13: Switching of the NPCC (Switch SCPI and Diode D5) 101
Figure 6-14: Switch Behaviour and Measurement Points for the NPCC (Switch SCP2& Diode
D5) 102
Figure 6-15: Switching of the NPCC (Switch SCP2and Diode D5) 102
x
Stellenbosch University http://scholar.sun.ac.za
Figure 6-16: Modulated DC Voltage of the SSC using Normal SVM 104
Figure 6-17: Simulated Phase-Phase Modulation of the DC Voltage for the SSC 104
Figure 6-18: Modulated DC Voltage of the SSC using Normal SVM (A-Phase of Top
Converter) 105
Figure 6-19: Top and Bottom SSC Current Measurements Illustrating Combined Operation
(Normal SVM) 105
Figure 6-20: SSC Primary and Secondary Transformer Ripple Current Measurements
(Normal SVM) 106
Figure 6-21: Modulated DC Voltage of the SSC using Interleaved SVM 107
Figure 6-22: Modulated DC Voltage of the SSC using Interleaved SVM (A-Phase of Top
Converter) 107
Figure 6-23: Top and Bottom SSC Current Measurements Illustrating Combined Operation
(Interleaved SVM) 108
Figure 6-24: SSC Primary and Secondary Transformer Ripple Current Measurements
(Interleaved SVM) 108
Figure 6-25: NPCC Output Voltage Measurements 109
Figure 6-26: Simulated Phase-Phase Modulation of the DC Voltage for the NPCC 109
Figure 6-27: Modulated DC Voltage of the NPCC (A-Phase) 110
Figure 6-28: SSC Load Current Measurements - Before Filter Capacitors (Normal SVM). 111
Figure 6-29: A-Phase SSC Ripple Current Frequency Components (Normal SVM) 112
Figure 6-30: Simulated Unfiltered Load Current and FFT Components for the SSC (Normal
SVM) 112
Figure 6-31: SSC Load Current Measurements - Before Filter Capacitors (Interleaved SVM)
........................................................................................................................................ 113
Figure 6-32: Three-Phase Interleafing Effect for the SSC 113
Figure 6-33: A-Phase SSC Ripple Current Frequency Components (Interleaved SVM) 114
Figure 6-34: Simulated Unfiltered Load Current for the SSC and FFT Components
(Interleaved SVM) 114
Figure 6-35: NPCC Load Current Measurements - Before Filter Capacitors 115
Figure 6-36: A-Phase NPCC Ripple Current Frequency Components (3-Level SVM)4 115
Figure 6-37: Simulated Unfiltered Load Current for the NPCC and FFT Components 116
Figure 6-38: SSC Load Current Measurements - After Filter Capacitors (Normal SVM) 118
Figure 6-39: A-Phase SSC Load Current Frequency Components (Normal SVM) 118
Figure 6-40: Simulated Load Current and FFT Components for the SSC (Normal SVM) 119
Figure 6-41: SSC Output Load Voltage Measurements (Normal SVM) 119
Figure 6-42: SSC A-Phase Load Voltage (Normal SVM) 120
Figure 6-43: Single 3-Phase Converter Unit Output Voltage (Balanced Load) 121
Figure 6-44: Simulated Load Voltage for the SSC (Normal SVM) 121
Figure 6-45: SSC Filtered Load Currents (Interleaved SVM) 122
Figure 6-46: A-Phase SSC Load Current Frequency Components (Interleaved SVM) 122
Figure 6-47: Simulated Load Current FFT Components for the SSC (Interleaved SVM) 123
Figure 6-48: SSC Output Load Voltage Measurements (Interleaved SVM) 123
Figure 6-49: SSC A-Phase Load Voltage (Interleaved SVM) 124
Figure 6-50: Simulated Load Voltage for the SSC (Interleaved SVM) 124
Figure 6-51: NPCC Filtered Load Currents 124
Figure 6-52: A-Phase NPCC Load Current Frequency Components 125
Figure 6-53: Simulated Load Current FFT Components for the NPCC 126
Figure 6-54: NPCC Neutral Point Current Measurement 126
Figure 6-55: NPCC Neutral Point Current Harmonic Components 127
Figure 6-56: Simulated Load Current FFT Components for the NPCC 127
Xl
Stellenbosch University http://scholar.sun.ac.za
Figure 6-57: NPCC Output Load Voltage Measurements 127
Figure 6-58: A-Phase NPCC Load Voltage Frequency Components 128
Figure 6-59: NPCC Converter Unit Output Voltage (Balanced Load and No Transformer) 128
Figure 6-60: Simulated NPCC Load Voltages (A) 3.2 kHz Cut-Off Frequency (B) 1 kHz Cut-
Off Frequency 129
Figure 6-61: SSC (Normal SVM) DC Source and Bus Capacitor Current Measurements 132
Figure 6-62: Ripple Current flowing through DC Bus Capacitor Cp (SSC Topology) 132
Figure 6-63: Simulated DC Bus Current FFT Components for the SSC 133
Figure 6-64: NPCC DC Source, Bus Capacitor and Neutral Point Current Measurements .. 134
Figure 6-65: Ripple Current flowing through DC Bus Capacitor Cp (NPCC Topology) 134
Figure 6-66: Simulated DC Bus Current FFT Components for the NPCC 135
Figure 6-67: SSC Inductor Ripple Current Measurements 138
Figure 6-68: Ripple Current flowing through Inductor LFa 1 (SSC Topology) 138
Figure 6-69: Simulated Inductor Current FFT Components for the SSC 139
Figure 6-70: NPCC Inductor Ripple Current Measurements 140
Figure 6-71: Ripple Current flowing through Inductor LFa (NPCC Topology) 140
Figure 6-72: Simulated Inductor Current FFT Components for the SSC 141
Figure A-I: Normal SVM - SSC Graphical Model.. 152
Figure A-2: Normal SVM - Sector Determination Process 152
Figure A-3: Normal SVM - Duty Cycle Calculation 153
Figure A-4: Normal SVM - Switch State Selection Process 153
Figure A-5: Normal SVM - Gate Drive Selection and Multiplexing Process 154
Figure A-6: Interleaved SVM - SSC Graphical Model.. 154
Figure A-7: Interleaved SVM - Phase Shifting of Carrier 155
Figure A-8: Interleaved SVM - Converter Gate Drive Selection 155
Figure A-9: The 3-Level NPCC Simulation Model 156
Figure A-lO: 3-Level SVM Reference Generator. 156
Figure A-II: 3-Level SVM Sector Detection Process 157
Figure A-12: 3-Level SVM Region Determination Process 157
Figure A-13: 3-Level SVM Duty Cycle Calculation Process 158
Figure A-14: 3-Level SVM Switching State Determination Process 159
Figure A-IS: 3-level SVM gating pulse generation process 159
Figure B-1: Vector and Duty Cycle Placement for 3-level SVM 160
Figure B-2: Vector Lengths 160
xu
Stellenbosch University http://scholar.sun.ac.za
List of Tables
Table 1: A 2-Level Converter's Switching States in Tabular Format 63
Table 2: Summary of Switching States and their Location 64
Table 3: SSC Simulation Parameters Using Normal SVM 71
Table 4: Possible Switching States for the A-Phase of a NPC Converter 75
Table 5: Various Switching State Vectors for 3-Level SVM applied to a NPC Converter 76
Table 6: SSC Simulation Parameters Using Normal SVM 90
Table 7: Re-Configurable Converter Components 93
Table 8: Practical Converter Operation Parameters 98
Table 9: Switching Ripple Current Harmonic Magnitudes for 3 Topologies (Load-Side) 117
Table 10: Load Current Harmonic Magnitudes for 3 Topologies (Load-Side) 130
Table 11: Low-Frequency DC Bus Capacitor Current Magnitudes for SSC and NPCC 136
Table 12: Topology Comparisons 142
xm
Stellenbosch University http://scholar.sun.ac.za
List of Symbols
Cshunt
Filter capacitor
Shunt capacitance
Load angle "delta"
Rate of change in current
Rate of change in time
Rate of change in voltage
Duty ratio
Diode, anode connected to negative DC rail
Instantaneous current
Active instantaneous current
Non-active instantaneous current
A <j) current
B <j) current
C <j) current
AC side current
DC side current
Measured load current
Measured shunt current
Measured peak current
Measured peak-to-peak current
Top converter's A <j) current
Top converter's B <j) current
Top converter's C <j) current
Bottom converter's A <j) current
Bottom converter's B <j) current
Bottom converter's C <j) current
Neutral point current
Capacitor Cs's current
Capacitor CN's current
Filter inductor
Resistive load
Switch connected to positive rail
Switch connected to negative rail
Time duration with switch ON
Time duration with switch OFF
Switching period
lA
IB
Ic
lAC
IDc
ILoad
Ishunt
Ipeak
Ipeak-peak
lAP
IBP
Icp
IAN
IBN
ICN
INP
Icp
ICN
LF
RL
Sp
Sn
Ton
Toff
Ts
XIV
Stellenbosch University http://scholar.sun.ac.za
u Instantaneous voltage
Vae AC side voltage
Veomp Compensation voltage
Vd Input DC voltage
Vde DC side voltage
VLine Voltage drop over the line
Vo Output DC voltage
Vree Voltage at Point of Common Coupling
Vpeak Measured peak voltage
Vpeak-peak Measured peak-to-peak voltage
VR Received voltage
Vref Reference vector
v.: Resultant voltage vector
VRMS Measured RMS voltage
Vs Supply voltage
VAPConv. Top converter's A <I> output voltage
VBPConv. Top converter's B <I> output voltage
VCPConv. Top converter's C <I> output voltage
VAConv. Converter's A <I> output voltage
VBCony. Converter's B <I> output voltage
VCConv. Converter's C <I> output voltage
ZLine Line impedance
List of Units (SI)
A Ampere
F Farad, unit of measure for capacitance
G Conductance, unit of measure for the inverse of resistance
H Henry, unit of measure for inductance
k kilo, demoting 103
M mega, denoting 106
m milli, denoting 10-3
1..1. micro, denoting 10-6
n ohm, unit of measurement for resistance
W watt, unit of measurement of power
VA Volt Amperes, unit of measurement of apparent power
VAr Volt Amperes reactive, unit of measurement of reactive power
V Volt
Z Impedance
xv
Stellenbosch University http://scholar.sun.ac.za
Glossary
APF
DSP
EMI
FETs
FPGA
GTOs
HYDC
IGBTs
LVV
LCD
MVDC
MOSFETs
MVV
NPCC
PCC
p.u.
SCRs
SPWM
SSC
SVM
SVV
THD
Active Power Filtering
Digital Signal Processor
Electro Magnetic Interference
Field Effect Transistors
Field Programmable Gate Array
Gate Tum-off Thyristors
High Voltage DC
Insulated gate Bipolar Transistors
Large Voltage Vectors
Liquid Crystal Display
Medium Voltage DC
Metal Oxide controlled Field Effect Transistors
Medium Voltage Vectors
Neutral Point Clamped Converter
Point of Common Coupling
per unit
Silicon Controlled Rectifiers
Sinusoidal Pulse Width Modulation
Series Stacked Converter
Space Vector Modulation
Small Voltage Vectors
Total Harmonic Distortion
XVI
Stellenbosch University http://scholar.sun.ac.za
Chapter 1 Introduction
This thesis investigates two multilevel converter topology candidates, namely the three-
phase three-level Neutral Point Clamped and the three-phase two-level Series-Stacked con-
verter topologies, as high power converter solutions for typical industry applications. Con-
figurations, characteristics, switching techniques and performances are compared, in order
to aid the topology selection process in an application, i.e. in an MVDC application or a
Traction application with active power filtering and regeneration.
1.1 The Evolution of Power Electronic Converters
By definition, power electronics can be defined as the technology associated with the effi-
cient energy conversion, control and conditioning of electric power by static means from its
available input form into the desired electrical output form. Furthermore, the goal of power
electronics is to control the flow of energy from an electrical source to an electrical load with
high efficiency, high availability, high reliability, small size, light weight and low cost. With
this in mind, power electronics can be traced back to the early 1900s [1][2], when the first
mercury arc rectifier was used. Since then power electronics' development has occurred in
bursts, with some devices developed, providing unexpected solutions. The biggest advance-
ment was the junction transistor, developed in 1951 [2], which led to the development of
modem power silicon switches currently being used in a vast range of industrial applications.
At present four types of silicon switches are extensively used to perform the majority of
power electronic conversion processes. Thyristors (SCRs), Gate Tum Off Thyristors (GTOs),
MosFets (FETs) and Insulated Gate Bipolar Transistors (IGBTs), developed in the 1980s, are
the workhorses in power electronics [6]. Furthermore the drive by industry to reduce emis-
sion levels, increase efficiency and conserve energy has led to extensive research on more ef-
ficient materials that have better power efficiency. Currently only about 15% of the electric
power produced undergoes some form of power electronic conversion [5], while the world-
wide estimated energy saving of between 15% and 20% is projected by the extensive applica-
tion of power electronics [1]. One such material identified for the next generation of switches
is silicon carbide (SiC) [1] [3][4].
1.2 Power Electronic Contribution
In order to achieve insight into the two suggested power electronic solutions for two pro-
posed high power applications, namely Medium Voltage Direct Current (MYDC) and traction
applications discussed later in this section, it is necessary to review the requirements of the
proposed solutions. The solutions researched in this thesis need to conform to three general
requirements. They are as follows:
• High Power Ratings
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• High Voltage Ratings
• High Switching Frequency
High power ratings are an area of concern since currently most power electronic solutions
target the medium to low power ranges, denying high power applications the benefit of effi-
cient operation. With regard to the high voltage requirements, high power machinery uses
high voltages to reduce its losses. Power electronic solutions operating at the same voltage
levels do not require extra components, potentially limiting their performance, to slot in with
the required equipment. Lastly, high switching frequencies are desired since they ensure good
quality waveforms and fewer harmonics, generated during switching, to occur at multiples of
the switching frequency. Of the four silicon devices mentioned in the previous section,
namely SCRs, GTOs, FETs and IGBTs, it can be deduced from Figure 1-1 that IGBTs are the
devices that conform most to the abovementioned requirements.
Converter
Capacity
Uffra
High Power
seR
HYDe ...... @
lGW~
Reactive Compensators YEAR 2005
High Power
Trams, Busses
Low Power
100 kW Medium Power
Electric Cars FEl
10kW-. ®
lkW
Switch Mode PIS
10 Hz 100 Hz 1kHz 10 kHz 100 kHz
Semiconductor Switching Frequency
Figure 1-1: Switch Applications and Capability, Rating vs. Switching Frequency
IGBTs bridge the gap between high power ratings and high switching frequencies. They
have relatively low on-state voltages, minimising losses, and in the best cases they require no
snubber circuits. However, IGBTs have their power limitations, as seen in Figure 1-1. To
extend their power range, a range of multi device and high voltage topologies have been de-
veloped. These range from the straightforward series connection of switches [11] to different
connection configurations [7][8][9][10], all of which are discussed later in this thesis.
The two multilevel topologies investigated in this thesis are considered as candidates for
the following applications, namely traction applications and MYDC power distribution. Al-
though the converters are not applied in these applications, their performance for the required
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functions in each of the applications is investigated. The enhancement and benefits of power
electronic converters in the traction and MYDC applications is discussed in the following sec-
tion.
1.2.1 Traction Applications
In South Africa the railway/traction system consumes a large amount of electrical energy.
It is subsequently to their benefit to ensure energy efficient consumption, and then pollution
of the power network is kept to a minimum. Currently a large portion of their rail network is
configured to operate at 3 kV DC, typically obtained using three-phase to six-phase trans-
formers and then rectifying the outputs using six or twelve pulse passive diode rectifiers. The
ripple of the rectified DC is further smoothed by the use of a large smoothing inductor. Pas-
sive rectification, however, does not allow for bi-directional power flow.
Regeneration into the power grid, by generating electrical energy during train braking pe-
riods, is becoming a focal point in the increasing challenge of reducing operational cost. The
ideal solution is shown in Figure 1-2, where the AC source voltage is transformed to DC and
vice versa, allowing for bi-directional power flow. Furthermore AC line-side shunt compen-
sation, performed by this in-line device, would be an added benefit.
~
Figure 1-2: Ideal In-Line Traction Solution
A drawback to this solution is that it would require the replacement of all existing rectifiers
and transformers. Passive diode rectifiers are line commutated and thus do not require any
switching commands, and are regarded as a very reliable option. However, they do not permit
bi-directional power flow or AC side shunt compensation. These reasons require alternative
cost effective solutions to be sought, an example of which is seen in Figure 1-3.
PLood~
~
Figure 1-3: Suggested Parallel Solution for Traction Applications
The parallel connection of the DC to AC converter enables the braking energy to be regen-
erated into the power grid. This provides a non-intrusive solution for the diode bridge con-
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figuration. It is possible to operate at reduced power ratings to that of the rectifier bridge, pro-
viding a cheaper solution than that suggested in Figure 1-2. AC line-side shunt compensation
can be performed during non-regeneration periods, further reducing the rating requirements of
the parallel topology. Shunt Active Power Filtering (APF) can also be employed to filter out
current harmonics generated by the rectifiers. By making use of IGBT based converters and
using one of the numerous multilevel topologies available, switching at these high voltage
levels and the numerous functional capabilities can be realised. In conclusion, paralleling the
converter to the existing topology thus permits the following capabilities:
• Power Regeneration
• Reactive Power Compensation
• Active Power Filtering
1.2.2 MVDe Applications
MYDC transmission, essentially a lower power version of High Voltage Direct Current
(HYDC) transmission, has recently been receiving much attention [13][14]. MVDC has be-
come more attractive due to recent advances in semiconductor technology. MVDC offers
network planners the opportunity to bridge greater distances, using lower voltages than tradi-
tionally used in HVDC and as an alternative to medium and lower voltage AC transmission
[12].
Figure 1-4: Typical MVDC Transmission Configuration
The MYDC solution, seen in Figure 1-4, provides a low loss interconnection between two
AC power networks. The DC link isolates reactive power flow between the two networks,
allowing only real power to be exchanged, resulting in only real power losses and no apparent
power losses. The benefit of this is clear when connection is required between two power
networks operating at different frequencies, say 50 Hz to a 60 Hz network. Wind farms, with
varying system frequency, can also easily be connected to a fixed frequency power network
via an MYDC link. The gains in using IGBT medium voltage converters as opposed to high
voltage thyristor converters typically used in HYDC transmission are obvious when consider-
ing their capabilities. By actively rectifying the AC voltage, using IGBT technology, the sys-
tem voltage is not polluted, as is the case for the line commutated thyristor technology. The
IGBT converters are also capable of performing reactive power compensation with their ex-
cess capacity, whereas the traditional thyristor based technology isn't. Active power filtering
on the network can also be realised, while still converting AC power to DC power. By con-
necting the MYDC feeder in parallel to other AC power lines, like that seen in Figure 1-5, a
whole range of power flow capabilities becomes available.
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Figure 1-5: Parallel MVDC and AC Feeder Combination
Power system support, fault suppression, power flow control between utilities and the
power contribution of the different lines for operation at different loading conditions are but a
few examples. In conclusion, an MYDC application offers the following system capabilities:
• Low Loss DC Power Transmission
• Reactive Power Compensation
• Active Power Filtering
• Extensive Power Flow Control in Parallel Configurations
1.3 Thesis contributions
In summary this thesis investigates two specific topologies. They are the three-phase
three-level Neutral Point Clamped (NPCC) and the three-phase two-level Series-Stacked
Converter (SSC), chosen because of:
• The two topologies' are the best choices for this application.
• The topologies' structural simplicity.
• The need to investigate switching techniques.
• The need to obtain further knowledge on each topology's performance.
Both converters employ the same number of switching devices and have structures that fa-
cilitate the reconfiguration between both topologies, using the same components, thus ena-
bling comparative studies to be performed. The performance of the converters is evaluated as
possible candidates for two possible industrial/utility applications. The emphasis lies not in
the applications but rather in their ability to perform the required functions that enhance the
applications.
These applications are:
• MYDC applications primarily used to stretch a utilities power network.
• Traction applications, where the converter provides active power filtering, as well as
regeneration into the grid, an attractive alternative to the current railway network op-
eration in South Africa.
Both topologies are analysed, the design parameters considered and their control tech-
niques compared and evaluated. The impact on specific components within the converter
structures is also investigated, efficiencies determined and suitability to the various applica-
tions determined.
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In Chapter 1 the thesis objectives indicated that two specific multilevel topologies are to be
investigated, with regard to their practical performance, as potential candidates for traction
and MYDC applications. To realise this, a thorough understanding of IGBT based converters
is required. This chapter investigates the basic converter operational capabilities, specifically
inverting and rectifying operation. These functions equip the converter with the tools to per-
form a various energy compensation and conversion within a power network. Specific net-
work phenomena and the mitigation thereof, as well as high power, multilevel applications are
dealt with in later chapters. The ultimate aim in this chapter is to form a picture of the basic
operation and switching techniques. The operational analysis is performed iteratively, from
single-phase operation to three-phase operation.
2.1 Basic Converter Components
Figure 2-1: A Three-Phase Converter Structure
The standard three-phase converter, seen in Figure 2-1, consists of three separate phase-
arms, connected in parallel. Each phase-arm is capable of single-phase converter operation
and requires a certain number of fundamental components to operate. The components, illus-
trated in Figure 2-2, can be categorised in three groups, namely the energy storage devices,
switching devices and the filter components. The combination of these components is used to
convert DC power into usable AC power and vice versa.
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Figure 2-2: Fundamental Components of a Single-Phase Arm in a Converter
The DC bus capacitors form the energy storage component of the DC-link. Their function
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is to supply or absorb ripple current flowing to and from the AC side. Switching within the
converter is performed by the IGBTs, forming the interface devices between the DC and AC
power. The filter inductor performs two tasks: one as a current storage device and the other
as low pass filter, formed in conjunction with the filter capacitors. They provide a low im-
pedance path for the high-frequency currents to be reflected back to the converter.
Controlling these fundamental components, in the appropriate manner, allows for the
modulation of nearly any kind of waveform from the DC bus. An extra phase-arm enables
full-bridge switching operation, a configuration being dealt with later in this chapter, while
the addition of two phase-arms enable three-phase operation. The next section describes the
converter operational modes, starting at the single-phase half-bridge operation, thereafter the
full-bridge operation and finally the three-phase operation. However, to facilitate the
explanation, the inverter mode of operation is discussed before the rectifier mode of
P,Jf~ftigïngle-Phase Half-Bridge Operation
2.1.1.1 Half-Bridge Inverter mode
Figure 2-3: Half Bridge Inverter Structure
The single-phase half-bridge configuration, Figure 2-3 [68], is recognised by the return
path of the load being connected to the centre point of the DC bus capacitors. With this type
of converter, like most IGBT based converter configurations, bi-directional power flow can be
performed. During inverting, the selected current convention is as follows: current flowing to
the load, from the DC bus, is defined as positive current flow. Alternatively negative current
flow implies current flowing in the other direction.
Figure 2-4: The Buck Converter Topology
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The examination of a DC-DC buck converter, seen in Figure 2-4, facilitates the under-
standing of the half-bridge converter operation [68]. The two states a buck converter can be
switched in are also shown in Figure 2-4. During Sp-ON, a DC voltage is applied to the in-
ductor, capacitor and load, resulting in current flowing through the indicated paths. During
Sp-OFF, the current stored in the inductor freewheels through diode DN along the current
paths indicated. The ratio of the output to input voltage for a buck converter is defined in
(2.1), where Va is the output DC voltage.
Vo-D- Ton-- --
Vd t,
The ratio of ON time (Ton) for the switch Sp to the total switching period (Ts) is known as
the duty ratio D, shown in (2.1). The OFF time, Toff, is typically (I-D), or alternatively (Ts-
(2.1)
Ton). In similar manner the half-bridge configuration makes use of a DC bus voltage, larger in
magnitude than the required output voltage, to modulate an AC output waveform. The
switches are controlled using various pulse width modulation (PWM) techniques, the simplest
being open-loop sinusoidal bipolar PWM seen in Figure 2-5.
A;--N
V I : [\I I
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Waveform
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Figure 2-5: Bipolar Open-loop Sinusoidal PWM Technique
The converter is switched by alternately switching the switches Sp and SN on and off.
Examination of Figure 2-6(A) shows that while the Sp switch is ON, SN is OFF. To achieve
this, Figure 2-5 warrants closer examination. A sinusoidal reference waveform is compared
with a triangular waveform that has a frequency equivalent to the desired switching fre-
quency. When the sinusoidal reference is larger than the triangular waveform, the switch Sp,
seen in Figure 2-6, is switched on and the voltage on the converter side of the inductor is
YlVd. During this time the switch, SN, is kept OFF. The opposite is also true for when the si-
nusoidal reference waveform is smaller than the triangular waveform. Sp is switched OFF
and SNis switched ON and the voltage on the converter side of the inductor is -YlVd• This is
known as complementary switching. The resultant gating pulses, at the bottom of Figure 2-5,
are sent to Sp and SN.
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It is the inductor, in Figure 2-6(A) and (B), that is responsible for the waveform modula-
tion. By applying a square voltage waveform to the inductor, seen in Figure 2-6(C), a linear
increase in current through the inductor occurs according to relationship (2.2).
_ v,
v,
positiVI Cyrrent Flgw
During Ton:
-Sp-ON
-5. -OFF
+
= IGBT ON: (Diode Conducting)
v""
= IGBT ON: (Switch Conducting)
= IGBT OFF: (No Conduction)
pOliti¥' Currant flOW
Durfng T. - Ton:
-Sp-OFF
-5. = ON
.... 'VVV'>--r-----. (B) (C)
Figure 2-6: Half-Bridge Inverter Operation: (A) Sp ON, (B) Sp OFF, (C) Voltage & Current Output
In the case of the half-bridge inverter, the voltage magnitude, of equation (2.2), is the dif-
ference between ~ Vd, the applied DC bus voltage, and the load counter Emf.
V=L di
dt
(2.2)
Examining Figure 2-6(B), during Toffand positive current flow, it is seen that -Y2Vd is ap-
plied to the load. This occurs when the inductor forces the diode of SN to become forward
biased, resulting in the centre point voltage of the phase-arm dropping to -Y2Vd. The current
decreases in a linear fashion, like that seen in Figure 2-6(C). The modulation of a sinusoidal
load current through the inductor is achieved by varying the duty ratios of the switches, and
subsequently the square wave output waveforms, in the same manner as in Figure 2-5.
2.1.1.2 Half-Bridge Rectifier Mode
Half-bridge converters are, as previously mentioned, capable ofbi-directional power flow.
The half-bridge topology is capable of rectifying an AC source into a DC value, larger in
magnitude, using a technique known as active rectification. A control technique is used to
regulate the magnitude of the DC bus voltage and subsequent removal of the harmonics asso-
ciated with passive rectification is also achieved. The active rectifying mode of operation for
a half-bridge converter is derived from the standard boost converter, seen in Figure 2-7 [68].
During the time when switch SN is ON, current flows through the inductor LF, storing en-
ergy in the inductor, while at the same time the load current is sourced from the capacitor CF.
When SN is switched off, the stored energy in the inductor flows through the load and the ca-
pacitor, resulting in the capacitor being charged, or boosted, and the DC load voltage, Vs,hav-
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ing a magnitude larger than that of the supply voltage.
o
Figure 2-7: The Boost Converter Topology
The ratio of Va to Vd for a boost converter is seen in (2.3).
Vo 1-=--
Vd 1-D
(2.3)
This principle, applied to converter configuration, enables active rectification and bi-
directional power flow. Figure 2-8 illustrates the half-bridge topology rectifier operation
[15][71]. During rectification, positive current is defined as the current flowing into the DC
bus, unlike the inverter mode convention of Figure 2-6. Active rectification also requires the
DC bus voltage to be larger than the maximum peak AC voltage. A DC link voltage lower
than the peak voltage would result in the anti-parallel, or freewheeling diodes, conducting and
resulting in passive rectifying.
Positive Cuaant FlOW
DurinI1T~:
-Sp=OFF
-SH = ON
(A)
= IGBT ON: (Switch Conducting)
= IGBT ON: (Diode Conducting)
= IGBT OFF: (No Conduction)
posttlyt CU"lot Flow
Durinl1 T. - T~:
-Sp-ON
-SH-OFF
(B)
,,-.
'\, (C)
\
Figure 2-8: Half-Bridge Rectifier Operation: (A) Sp OFF, (B) Sp ON, (C) Sinusoidal Current Drawn from
Source
Active rectifying uses the inductor as an energy storage device to force current to flow into
the DC bus. To achieve this the bottom switch SN is closed first, Figure 2-8(A), while the AC
voltage source increases sinusoidally. This results in a negative voltage being applied to the
switch side of the inductor. With an increasing positive AC voltage applied to the inductor, a
sharp positively rising current slope in the inductor occurs. At the same time, and conse-
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quently only for the half-bridge configuration, this current charges the bottom capacitor. The
next switch operation, Figure 2-8(B), Sp - ON and SN - OFF, results in the inductor current
freewheeling through the diode of Sp. The voltage applied to the switch side of the inductor is
positive and larger than the AC voltage, and results in the negative slope of the decreasing in-
ductor current, Figure 2-8(C). During this switch state, the freewheeling current charges the
top capacitor, a characteristic unique to the half-bridge topology resulting in voltage doubling
[71].
Using the bipolar switching technique, the switched current into the DC bus can be sinu-
soidally modulated, resulting in DC bus boosting and the supply having a lower harmonic
content. While acceptable for explanation purposes, open-loop control is not used when ac-
tively rectifying. Control over the current being fed into the DC bus is required, since no con-
trol results in unpredictable current oscillations and unstable DC bus voltages being gener-
ated. The modulation of the current waveform is realised, in this case, by using the predictive
current control loop [72], typically used for single-phase or de-coupled converters.
Active Rectification Current & Voltage Waveforms
400.,;-----;>.,..,------,------,-----,--~---,----~---, 1"l1"
VM3
Figure 2-9: Typical Half-Bridge Converter Active Rectification Waveforms
Using predictive current control and the bipolar switching technique, sinusoidal active
rectifier current and voltage waveforms are simulated and their results represented in Figure
2-9. Insight as to how the capacitors are charged is however obtained by examining Figure 2-
10, the simulated DC side voltages and currents.
DC Bus Capacitors Currents & Voltages
Figure 2-10: Typical Half-Bridge Active Rectifier DC Voltage and Current Waveforms
The DC bus voltages measured are on a per-capacitor basis, thus the total DC bus magni-
tude is in the order of 800 V, including a 100 Hz ripple component, the product of the two
50 Hz components present in both DC capacitor voltages. The DC current components charg-
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ing the capacitors are also displayed, the 50 Hz component clearly being seen. The oscillation
around the centre point occurs because the current through the capacitors changes direction.
2.1.2 Single-Phase Full-Bridge Operation
The full-bridge converter, seen in Figure 2-11, is an extension of the half-bridge topology,
and makes use of an extra phase-arm. The connection between the load and the centre point
of the capacitors is also not present in this topology [68].
+
Figure 2-11: Single-Phase Full-Bridge Converter
2.1.2.1 Full-Bridge Inverter Mode
During inverting mode, the full-bridge topology subjects the load to double the output
voltage, whilst operating at the same DC bus voltage levels as the half-bridge topology. Op-
eration, using the bipolar switching technique, can be seen in Figure 2-12.
(A) posltiye Current Flow (B) Positive Current Flow
During To.: During Ts - To.:
-SAP & SSN=ON -SAP & SSN=OFF
-SAN & SAP=OFF -SAN & SAP"'ON
Figure 2-12: Full-Bridge Operation. (A) Positive Current Flow. (B) Freewheeling State
The main benefit obtained using this topology is the reduced current requirements of the
switches when switching the same power levels as that of the half-bridge topology. With the
load being subjected to double the driving voltage, the required current is halved, while sup-
plying the same power. The half-bridge topology would require the switches to be double the
current rating for the same power levels.
A further benefit is realised when analysing the three possible switching states available to
the full-bridge converter, seen in Figure 2-13. Ignoring the counter Emf, the positive and
negative states are obtained by changing the polarity of the DC applied to the load, seen in
Figure 2-13(A) and (C). It is specifically the zero state, Figure 2-13(B), that allows for more
advanced controlling of the converter.
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(B) Zero State (C) Negative State
Figure 2-13: Three Converter States of a Full-Bridge Single-Phase Converter
This state, obtained by connecting the load completely to either the positive or negative
DC bus rails, ensures that there is no differential voltage over the load, and subsequently no
current flows.
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Figure 2-14: The Unipolar Open-loop Switching Technique
With the aid of the zero state it is possible to independently control each of the phase-arms,
using a technique called unipolar switching, illustrated in Figure 2-14. This technique uses
two individual sinusoidal reference waveforms, displaced from each other by 1800, each gen-
erating the gating pulses for an individual phase-arm. With both phase-arms switching inde-
pendently, and the zero states being switched, the resultant driving voltage over the load takes
the form of the unipolar output voltage waveform seen in Figure 2-14. The gain is an output
voltage with double the original switching frequency. The advantage of this is that the
switching harmonics shift to a higher frequency, appearing as sidebands of twice the apparent
switching frequency [70]. The disadvantage is that the switching losses also increase because
of the higher apparent switching frequency.
2.1.2.2 Full-Bridge Rectifier Mode
During full-bridge rectification the positive current convention is once again denoted as
flowing into the DC bus, observed in Figure 2-15. Using bipolar switching, Figure 2-5, dur-
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ing the time Ton,the current flows in the direction seen in Figure 2-15(A), through the DC bus
capacitors. During freewheeling, the period Ts- Ton,the current flows in the opposite direction,
Figure 2-15(B), through the DC bus capacitors.
(A) Positive Curren! EIQw
During T",,:
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(B)
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(Eree-Wt.eIlng Path)
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.s". & SA. = OFF
.s". & SA'=ON
Figure 2-15: Full-Bridge Rectifier Operation. (A) During Ton. (B) During r-r.,
The relationship between ON time and freewheeling time dictates the magnitude of the DC
bus charging, remembering that the DC bus value needs to be larger than the AC source volt-
age to prevent passive rectification. The primary difference between the full-bridge and half-
bridge topologies is that the full-bridge is not a doubling circuit, i.e. the peak-to-peak voltage
is applied to the full DC bus capacitors when charging, and not half of the DC bus capacitors,
as is the case in the half-bridge topology.
Similar to the half-bridge converter, the open-loop principle serves as a good tool in the
explanation of operation; however, practical realisation of this still requires a current control-
ler. Using predictive current control [72] and bipolar switching, the source voltage and cur-
rent waveforms are simulated and shown in Figure 2-16.
Active Rectification Current & Voltage Waveforms
Figure 2-16: Typical Full-Bridge Converter Active Rectification Waveforms
It is evident from the inductor current waveform that the ripple component is larger than
that simulated in the half-bridge topology. This is because the DC bus side of the inductor is
swung between the DC values V« and -Vd, in the period between conduction and freewheeling,
resulting in higher ripple, while the half-bridge converter utilises only half of the DC bus
14
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value.
Figure 2-17 shows the simulated DC bus capacitor voltage and current waveforms, while
actively rectifying using a full-bridge converter. The 100 Hz voltage ripple component is
again present and is a result of the current flowing through the capacitors, also shown in the
figure. The variance between the half-bridge and full-bridge topologies is seen in the DC cur-
rent waveforms.
DC Bus Capacitors Currents & Voltages
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Figure 2-17: Typical Full-Bridge Active Rectifier DC Voltage and Current Waveforms
The full-bridge converter current flows through both DC bus capacitors at all times, unlike
the half-bridge, using the centre point connection, causing the current to flow alternatively
through capacitors Cp and CN, Figure 2-10.
For the half-bridge and full-bridge simulations the physical DC bus voltage magnitudes are
the sum of the two capacitor voltages measured. The capacitor voltage waveforms of the full-
bridge also require examination, as the full-bridge converter is not a doubler circuit, and the
magnitudes are similar. This is because a current controller used the same reference values
and AC side voltages, thus resulting in identical power levels being pumped into the DC bus,
hence the similar DC bus voltage magnitudes.
Active Rectification Current & Voltage Waveforms
Figure 2-18: Full-Bridge Converter Active Rectification Waveforms using Unipolar Switching
The rectifier current waveforms of a full-bridge converter using unipolar switching and a
predictive current controller [72] are simulated and seen in Figure 2-18. The unipolar tech-
nique has a switched current with a lower ripple and the effective doubling of the switching
frequency, as discussed.
The DC side waveforms, during unipolar switching, are represented in Figure 2-19. The
DC capacitor voltages are identical with the 100 Hz ripple present and when summed equal
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approximately 1100V.
Interesting to note are the DC capacitor currents during unipolar switching. The DC ca-
pacitors are exposed to a one-directional current only, a result of the switching technique.
DC Bus Capacitors Currents & Voltages
Figure 2-19: Unipolar Switched Full-Bridge Active Rectifier DC Voltage & Current Waveforms
During purely inverting mode, all the capacitor currents flow in the opposite direction to
that observed during rectifying mode.
2.1.3 Three-Phase Converter Operation
Three-phase converters are essentially extensions of the half-bridge and full-bridge single-
phase converters, obtained by the addition of extra phase-arms. Three-phase converters can be
classified into two configurations. The first is the de-coupled converter configuration shown
in Figure 2-20, and the second is the three-phase coupled configuration seen in Figure 2-21.
The de-coupled converter configuration is essentially three single-phase half-bridge convert-
ers placed in parallel.
Figure 2-20: Three-Phase De-Coupled Converter
The neutral connection from the star point of the load to the centre point of the DC bus
prevents waveform modulation in one phase-arm from affecting the waveforms modulated in
the other two phase-arms. A load imbalance results in a neutral current flowing, which in turn
returns through the centre point of the DC bus capacitors, instead of back through the other
phase-arms.
On the three-phase coupled converter, seen in Figure 2-21, there is no connection between
the centre point and the star point of the load, typical of a motor load configuration. For the
coupled converter the only return path for load imbalance current is through the adjacent
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phase-arms, affecting their output waveforms, hence the coupling effect. This problem is
typically overcome by using the space vector switching technique, where the coupled three-
phase waveforms are generated, by making use of a reference that is generated in a two-phase
de-coupled plane.
Figure 2-21: Three-Phase Coupled Converter
This technique is thoroughly discussed later in this thesis.
2.1.3.1 Three-Phase Inverter Mode
Using the inverting principles applied to both of the single-phase converter modes, the in-
verting mode of operation for the three-phase converter is simulated and represented in Figure
2-22. The three-phase inverting currents are exactly in phase with their respective voltages,
and can be used to supply a variety of three-phase loads.
Three-Phase Inverting V & I Waveforms
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Figure 2-22: Simulated Three-Phase Converter Inverting Waveforms
2.1.3.2 Three-Phase Rectifier Mode
Three-Phase Rectifying V & I Waveforms
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Figure 2-23: Simulated Three-Phase Converter Rectifying Waveforms
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A simulation of the rectifier mode for a three-phase converter is shown in Figure 2-23.
The difference between this and the previous mode of operation is that the current flows in
exactly the opposite direction, as is expected of an active rectifier. This type of operation is
particularly beneficial when supplying a DC load from a three-phase source, and results in a
low amount of current harmonic being generated.
2.2 Chapter Summary
Having discussed the various modes of operation for the IGBT based converters, insight is
gained into how the converter units perform the inversion and rectification functions. The
simulated examples of their bi-directional power flow capabilities provide insight into their
ability to regulate currents with a wide variety of wave shapes and phase shifts. It is this dy-
namic ability that makes them ideally suited to perform the functions required by the traction
and MYDC applications. The extent of their ability is dealt with in the next chapter.
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In Chapter 1 the thesis objectives indicated that two specific multilevel topologies are to be
investigated, with regard to their practical performance, as potential candidates for traction
and MYDC applications. Chapter 1 also indicated the benefits of further enhancing the appli-
cations, thereby increasing the application functionality. This chapter does not deal with the
multilevel converter topologies, neither their performance. It does, however, focus on the ap-
plication requirements associated with enhancing their performance. In order to suggest a to-
pology with the appropriate performance capabilities, a thorough understanding of the power
network conditions, associated traction and MYDC applications is required.
This chapter identifies system configurations and power network compensation concepts.
This is done to determine what roles are required to be performed by compensating devices,
be they static or dynamic. Focus is placed on how these functions are traditionally performed.
The impact on power quality and the limitations of these devices are discussed. Finally the
specific tasks performed by the traditional compensation are re-evaluated using IGBT based
technology. The added functional performance of converters whilst being applied in MYDC
and traction applications is also discussed.
3.1 Required System Configurations
The typical connections of network modifiers, currently used in power systems, are seen in
Figure 3-1. The series and shunt connections are ultimately the two basic connection strate-
gies, whereas the third, the series-shunt connection, is the combination of the two.
Series
Connection
Shunt
Connection
Series-5hunt
Connection
Figure 3-1: Connection Configurations
Series connected devices enable the improvement of the voltage waveform on the system,
be it by the reduction of line losses or by inserting a compensating voltage to modify the re-
ceiving end voltage. Shunt connection allows for the injection into or absorption of current
from the network. This implies power, real or reactive, modification to the power network.
Series-shunt connections make both the series and shunt functions available to the device.
Figure 3-2 is a visual representation of the various compensating requirements on the
power network, when considering the traction and MYDC applications. Each requirement is
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discussed separately in the following sections, as well as the existing network solutions that
are widely used.
Figure 3-2: Compensating Concepts
3.2 Traditional Fixed and Dynamic Solutions
3.2.1 Active Power Conversion
Various applications require real power to be converted from one form to another, typically
AC to DC and vice versa. This section deals with the bi-directional power flow requirements
and the traditional techniques used to obtain this bi-directionality. Originally power flow be-
tween AC and DC voltage sources was only possible using a DC machine coupled to a syn-
chronous machine via a mechanical link, like that seen in Figure 3-3. The mechanical
connection enabled AC power to be generated while the DC machine acted as the prime
mover. Alternatively DC power could be generated while the synchronous machine acted as
the prime mover.
Synchronous
Machine
Machine
Figure 3-3: AC Synchronous Machine and DC Machine Combination
This method of AC-DC or DC-AC conversion has been widely used in the past; however,
the mechanical nature of the machines results in high maintenance costs due to their moving
parts.
3.2.1.1 AC-De Power Conversion - Static and Dynamic
Technological advances led to high power diodes being developed as a cheap and efficient
solution for converting AC to DC power, like the typical full-bridge rectifier seen in Figure 3-
4. Existing traction applications in South Africa extensively make use of an extension of the
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single-phase full-bridge passive diode rectifier [68] in Figure 3-4, namely the six and twelve
pulse three-phase rectifiers.
Single-Phase Passive Diode Rectification
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Figure 3-4: Passive Diode Rectifier Operation
The diode rectifier and simulated waveforms in Figure 3-4 show that the magnitude of the
rectified DC bus voltage is dependent on the size of the AC input voltage waveform. Since the
AC voltage magnitudes are fixed, there is no control over the DC magnitude. Furthermore bi-
directional power flow is not possible as the diodes can only conduct in one direction. Pas-
sive rectifying also results in harmonics being generated on the supply side, due to the non-
sinusoidal current conducted by the diodes, observed in Figure 3-4. This occurs when the di-
odes are forward-biased and conduct when the anode voltage exceeds the DC link voltage.
The ability to perform high voltage bi-directional power flow and DC bus regulation using
silicon devices was first realised using back-to-back thyristor bridges like those seen in Figure
3-5.
Figure 3-5: Thyristor Based HVDC Link
A prime example of high voltage direct current (HVDC) power transmission, the thyristor
bridges modify the power by rectifying AC into DC and inverting DC into AC, using the AC
system voltages to commutate the thyristors. The functional benefits are made apparent when
transporting high power over large distances. AC line losses are removed and networks oper-
ating at different system frequencies can be connected. During the rectifying mode, a mode
also used on traction systems, the thyristor operation is best explained while supplying as re-
sistive DC load, as seen in Figure 3-6. The simulated waveforms show the relevant AC and
DC side waveforms. During rectifying, Figure 3-6, the thyristor gating pulses are fired at an-
gles between OOand90°, resulting in the DC voltage component shown.
Variation of the gating angle results in a variation in the magnitude of the DC side voltage,
a function of the average conduction time.
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Single-Phase Thyristor Rectifier
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Figure 3-6: Thyristor Rectifier Operation (Resistive Load)
The closer to 0° the firing angle is, the larger the magnitude, while an angle close to 90°
results in a low average DC bus voltage [68]. However, since most HVDC applications make
use of an inductive component for smoothing, the DC side voltages usually take the form of
those displayed in Figure 3-7. The simulation model is that of a thyristor rectifier supplying a
current source load. It shows the typical commutation expected when inductive elements are
involved.
Single-Phase Thyristor Rectifier
soo,
400.
eo.OOm
AM''1M'
'1M2
AM2
Figure 3-7: Thyristor Rectifier Operation (Current Source Load)
In Figure 3-7 the same gating pulses are used as in Figure 3-6. The result is an average DC
voltage that is positive, as before, while the AC side current supplying the load is a square
wave, which in tum results in current source type harmonics.
3.2.1.2 DC-AC Power Conversion - Dynamic
Figure 3-7 provides insight into operational behaviour of the thyristor bridge operation as
an inverter. Thyristor inversion is simulated in Figure 3-8. Changing the firing angle of the
thyristors to gate between 90° and 180° results in a line commutated DC bus voltage with a
negative average value [68].
Single-Phase Thyristor Inverter
Figure 3-8: Thyristor Inverter Operation
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These negative DC voltages in conjunction with the positive DC current result in negative
power flow, i.e. flowing from the DC side to the AC side. This technique is currently widely
used in HYDC applications; however, the line commutated switching nature of the thyristors
leads to a high level of harmonic pollution. From the examination of the thyristor operation it
can be concluded that an alternative solution that provides higher efficiency and produces less
harmonics is preferable.
One major limitation is that of the cost of these HYDC links. They are only economically
justifiable when operating at very high power ratings. It is for this reason that the HYDC
lines operate at typical line voltages of 800 kV. The key is to be able to perform this func-
tionality at lower voltage ratings, i.e. lower power, and still make the device financially af-
fordable.
3.2.2 Line Loss Reduction - Static Series Compensation
Referring back to Figure 3-2, line loss reduction is dealt with next because this type of
static in-line series compensation forms the basis for the subsequent compensation sections.
In all power networks, the series impedance of the line feeding the load results in a voltage
drop over that line. These impedances usually comprise a resistive and inductive component,
as seen in Figure 3-9(A), of which the inductive component is usually dominant.
Vs VUno VR~'-----~~f~'f~----~'
ZLlno
(A)
Figure 3-9: Effect of Line Impedances on System Voltages
The line impedance and load current results in a voltage drop over the line. This voltage
drop yields a receiving-end voltage, VR,which is smaller in magnitude and displaced from the
sending-end voltage, VS, by an angle D, known as the load angle, seen in Figure 3-9(B). The
magnitude of the load angle depends on two factors, the largest factor being the size of the
line inductance, with the second being the power factor of the load current, which has a very
limited impact.
Vs VL1no VR
~J-I--'
Zun. omp
(A)
Figure 3-10: Effects of Static Series Compensation on System Voltages
By inserting a series capacitor in the line it is possible to reduce the inductive part of the
series line impedance, seen in Figure 3-1O(A). This action causes the load angle, 8, to reduce,
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due to the smaller voltage drop over the line impedance, Figure 3-10(B). The net yield of this
type of compensation is a rigid system with increased loadability. In essence these are exactly
the conditions that motivate the use ofMVDC, avoiding this line loss completely.
3.2.3 Reactive Power Conversion - Static Shunt Compensation
With the impact of the line impedance on a power network identified, it is necessary to
identify the effect that the load power factor has. In Figure 3-11, the basics of static shunt
compensation can be explained. Most loads are inductive, resulting in a lagging power factor
on the load side. Large lagging or leading power factors are undesired because the utilities
billing structures penalise consumers when their maximum demanded power exceeds their
pre-determined power requirements.
(B)
(A)
IShunt
\\.ILoad
(C)
Figure 3-11: Static Compensation for the Voltage Drop Over a Line Supplying an Inductive Load. (A) The
Single-Line Diagram. Vectors Before (B) & After (C) Shunt Compensation
Bad power factors cause the apparent power, S measured in VA, to be much larger than the
real power consumed. Controlling of the power factor magnitude is dependent on the angle
of the load current. In Figure 3-11 (B) this angle is denoted as {;}and it lags the voltage, VR,
due to the inductive nature of the load. By inserting a shunt capacitor in the circuit, drawing a
90° leading current, the inductive current drawn by the load is compensated for, improving
the power factor as seen in Figure 3-11(C). In summary, shunt compensation improves the
power factor, affects the magnitude of VR and modifies the load angle to a very small degree,
as seen in Figure 3-11(C). For practical purposes, shunt compensation is not used to modify
the load angle, 8, because of its small compensating capability.
In Figure 3-12(A) to (C) a shunt inductor, drawing a 90° lagging current, is used to com-
pensate for a leading load power factor. Leading power factors are commonly found on long
point loads that are lightly loaded. Capacitive coupling between the line and ground occurs,
known as the Ferranti effect. This effect does, however, decrease as the line is loaded more
heavily. The large shunt capacitance results in the load having the large leading power factor,
Figure 3-12(B), causing VR to exceed the magnitude ofVs, potentially exceeding voltage in-
sulation levels.
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Figure 3-12: Static Compensation for the Voltage Drop Over a Line Supplying a Capacitive Load (A) The
Single-Line Diagram. Vectors Before (B) & After (C) Shunt Compensation
Shunt reactive compensation, Figure 3-l2(C), has the same effect as that seen in Figure 3-
11, with the largest impact being the power factor and the size reduction of the load voltage
VR, seen in Figure 3-l2(C). In conclusion, simple and inexpensive shunt compensation in-
creases system efficiency; however, static shunt devices are prone to load variation and reso-
nance, making them inefficient once again.
3.2.4 Harmonic and Active Power Filtering - Static Compensation
Another major concern is the generation of harmonics by non-linear loads on power net-
works. Seen as system pollution, it is responsible for increased losses and waveform defor-
mation, and has increasingly become an area of concern. To ensure a high level of power
quality and the mitigation of flicker, swell, impulse harmonics and phase unbalance [72],
various devices and techniques are used to mitigate these harmonic components on power
networks. Before the static compensation techniques are discussed, it is necessary to know
what types of non-linear loads are responsible for the typical waveform distortions incurred
on a power network. Numerous sources generate harmonics; however, the two most common
types of sources are the current-source and voltage-source harmonics.
3.2.4.1 Current-Source Harmonic Sources
Thyristor Rectifier
L
IAC~ R
Current-Source
Type Harmonic
Source
Figure 3-13: A Thyristor Rectifier and its Equivalent Circuit
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The first type of harmonic source to be discussed is that of a non-linear load causing cur-
rent-source harmonics, so classified because distortion primarily affects the current waveform
of the supply. Typical non-linear loads that generate this type of harmonic are DC loads that
employ the use of thyristor rectifiers, like that seen in Figure 3-13 [19][20][21].
Typical of the rectifier side of the traditional HYDC and traction applications, it is the
switching operation of the thyristors in a rectifier that results in current harmonics being gen-
erated by the load. When using a three-phase thyristor rectifier, the supply side current wave-
forms distort like those seen in Figure 3-14.
Current Source Harmonic Generator V & I Waveforms
Figure 3-14: Typical Current Harmonics Generated when using a Thyristor Rectifier
The presence of the large DC inductance in the rectifier topology, used to ensure that a
constant DC current is supplied to the load, needs to be considered. The high ratio of the load
inductance to the source inductance [19], a condition typical to the thyristor rectifier, results
in the non-linear harmonic current having little impact on the load voltage at the point of com-
mon coupling, Vecc- The characteristic current drawn by the non-linear load, because of the
large inductance (i.e. a small harmonic load), is less dependent on the AC side and thus the
behaviour of the load is defined as a current source load [21][22]. It is for this reason that the
rectifier and load are replaced by a current source in the equivalent circuit, seen in Figure 3-
13. Ultimately, an ideal current-source harmonic source, generates harmonic currents de-
pendent on the load, and is not affected by the source voltage.
3.2.4.2 Voltage-Source Harmonic Sources
Diode Rectifier
Figure 3-15: Passive Diode Rectifier and its Equivalent Circuit
The other type of harmonic source commonly found is the voltage-source harmonic source,
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typically a passive diode rectifier that makes use of a capacitor on the DC side for smoothing
of the DC ripple voltage, like that seen in Figure 3-15 [19][21]. Unlike the previous case, the
voltage-source harmonic source has a small harmonic impedance (i.e. large harmonic load)
when compared to the source impedance, Zs.
Voltage Source Harmonic Generator V & I Waveforms
Figure 3-16: Typical Harmonic Waveforms Generated when using a Diode Rectifier
This implies that the harmonic current's magnitude on the DC side, seen in Figure 3-16, is
greatly affected by the source impedance. Alternatively, the characteristic voltage wave-
forms, also seen in Figure 3-16, are less dependent on the AC side impedance of the rectifier,
and thus the load behaves like a voltage source. The diode rectifier, using a smoothing ca-
pacitor, can thus be represented as a voltage source, seen in the equivalent circuit of Figure 3-
15, and is defined as a voltage-source harmonic source. This also implies that the harmonic
currents are dependent on the AC impedance as well as the characteristic harmonic voltage of
the diode rectifier.
3.2.4.3 Static Harmonic Compensation Techniques
Static Harmonic
Filters, tuned for
specific harmonic
frequencle •.
Harmonic
Load
Thr.e·Pha ••
Source
Figure 3-17: Tuned Harmonic Filters
Traditionally shunt passive filters have been used on power networks to mitigate the har-
monics generated by the aforementioned harmonic sources. The filters consist of series con-
nected inductors and capacitors connected in parallel to the power network, like those seen in
Figure 3-17. Each filter is tuned to a specific harmonic frequency and is seen as a low imped-
ance path for that specific harmonic current, thereby preventing the harmonic current from
flowing to the source. They provide simple and inexpensive solutions, but have a number of
serious disadvantages [19][20]. The first is that the source impedance strongly affects the per-
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formanee of the filter, since its filtering characteristics are theoretically determined by the im-
pedance ratio of the source to the filter.
Another disadvantage is that the filter sinks harmonics from the source, and can go into se-
ries resonance with the source. Parallel resonance between the source and the filter can also
occur, resulting in harmonic amplification, a highly undesirable condition. These serious dis-
advantages have led to the increased use of power electronic converters in the quest for har-
monic mitigation, and will be discussed in the next section. These types of compensation
techniques are widely used in the traction and HYDC applications
3.3 Active Power System Compensation
In Chapter 2, the operational capabilities of IGBT based converters were discussed. Ap-
plying converter based technology to the previously discussed power network requirements,
the potential benefits can be evaluated. The combination of the inverting and rectifying
modes, previously discussed, makes converter based technology an ideal solution for dynamic
power compensation. In this section basic topologies used in power quality mitigation are
discussed [16].
3.3.1 Series In-Line Devices
The in-line device consists of two back-to-back converters, connected via their DC buses,
seen in Figure 3-18. Utilising the previously discussed inverting and rectifying modes makes
the in-line topology an ideal solution for the mitigation of all waveforms that degrade the
power quality.
3 rt> Source 3 rt> Load
Figure 3-18: Series In-Line Device
The topology enables the total isolation of the load characteristics from the supply, via the
DC link, while still enabling bi-directional power flow. It is functionally compared to the
HYDC applications; however, operation will occur at reduced voltage levels, essentially
MVDC. Case studies have been performed, and their results have shown that MYDC applica-
tions are more cost effective than traditional AC lines, where the distances are large [26].
Figure 3-19 is an example of this capability. The output stage is represented as a single-
phase converter, for explanatory purposes. The output stage of the in-line device is capable of
supplying the load and its harmonics, without it being seen on the supply side. Only real
power is supplied from the input stage to the DC bus, while the load reactive power oscillates
between the DC bus capacitors and the load. The input stage operates in the rectifier mode,
drawing purely sinusoidal current that is in phase with the voltage. This also eliminates the
problem encountered with static filters, namely that no source harmonics are absorbed by the
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converter, eliminating the risk of series and parallel resonance.
Load Current
v,
Oma 20ms 30ms 4Om. T10m.
Figure 3-19: Non-Linear Load Compensation using In-Line Device
A further benefit of this in-line device is realised when overrating the input stage compo-
nents, making it possible to perform shunt compensation, typically as explained in section
3.2.3. The simplest explanation for this technique of shunt compensation is understood by
considering Figure 3-20, where the load is replaced by a voltage source.
Single-Phase
Equivalent Circuit
Leading Power Factor Lagging Power Factor
Figure 3-20: Power Factor Modification by Considering Two Voltage Source Model
By varying the angle of the load current, ILine,being drawn from the source, it is possible
change the magnitude of the voltage, VR, on the receiving end of the line, thereby modifying
the power factor of the load.
Examination of the active and reactive currents that the converter draws is required. A
half-bridge single-phase converter's operation is simulated in Figure 3-21. The converter is
controlled using a simple current regulator. In the simulation kine, the converter's modulated
current, leads Vree, the voltage at the point of common coupling (PCC), by 90°. This results
in the converter being seen as a shunt capacitor on the system. The versatility of converter
based compensation is evident when considering that the magnitude and phase angle of the
current can be varied. This makes it possible for the converter to make a smooth transition
from a shunt inductor, when compensating for a lightly loaded long-line suffering from the
Ferranti effect, and a shunt capacitor performing power factor correction for the same line as
the loading increases.
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Figure 3-21: Simulated Converter Operation as a Shunt Compensator
To understand how the reactive power oscillates between the system and the converter, it is
necessary to consider the simulated currents, flowing through the DC bus capacitors while
switching the current, seen in Figure 3-22.
Reactive Power Compensation capacitor Currents
Figure 3-22: Simulated DC Bus Capacitor Currents during Shunt Compensation
The capacitor currents, in Figure 3-22, are represented on the same timescale as those in
Figure 3-21, with ILine superimposed on the DC capacitor currents. The phase angle of the
capacitor currents shifts along with the reference current's phase angle. A current lagging the
voltage by 90° will have the same effect with the capacitor currents shifting to lag the system
voltage. When this type of compensation occurs, no power is removed from the DC bus. Al-
though current is switched to compensate for the system during one fundamental period, the
average power absorbed from the system is zero. The single-phase device also results in a
100Hz voltage ripple on the DC bus, caused by the reactive power oscillation with the sys-
tem. For a three-phase system, a 300 Hz ripple will be measured. Thus, with overrated
switches, it is possible to actively rectify and perform shunt compensation and harmonic fil-
tering.
In conclusion, the in-line device, performing all the required tasks of the MVDC function-
ality, has excellent power quality mitigating capabilities. However, the disadvantage is that
the components have to be rated for the levels of compensation required and the active power
transfer requirements. This is a large downfall of the topology, because most power system
applications already require large ratings. Furthermore, two converters are required and this,
in conjunction with the overrating of the components, increases overall converter cost, a ma-
jor consideration when dealing with high power applications.
Alternatively, one converter unit can be used in a traction application. This type of con-
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figuration converts AC into DC, using active rectification, ensuring a low level of electrical
pollution on the power network. Further benefits are the regenerative capability. Currently
on the South African railway network, the energy generated by the DC motors of electric
trains during braking is dissipated into resistor banks. Using the single converter unit, and
exploiting its bi-directional power flow capabilities, this energy can be injected back into the
power network by inverting the DC.
3.3.1.1 Active Shunt Compensation
Active shunt compensation is an alternative solution that provides active power filtering
with a considerable reduction in components, a function typically required by existing traction
substations. Active shunt compensators consists of a single converter, connected in parallel
with the power system, usually via a transformer, like that seen in Figure 3-23. In this con-
figuration the converter is able to perform not only the harmonic filtering capabilities, but
classical shunt compensation as well. The shunt connection allows for identical performance
to that discussed in the in-line device, specifically the front-end reactive power compensation.
A basic explanation for shunt compensation and its preferred mode of operation is best illus-
trated considering Figure 3-24. Being able to regulate a current with a varying phase angle
facilitates the compensation for non-linear loads, be they periodic or aperiodic, typically ex-
pected with arc-furnace loads.
3 cp Non-Linear
Load3 cp Source
Figure 3-23: Active Shunt Compensator
Active filters thus have the added benefit of being able to perform harmonic cancellation
and reactive shunt compensation. A shunt compensator is represented as a current source in
its equivalent circuit, Figure 3-24. Noticeable in the figure is that the Norton equivalent cir-
cuit represents the load of a current source harmonic load. The reason for this is that, accord-
ing to the publications [21] and [22], shunt active filters are best suited for current-source
harmonic loads. The circuit equations in [21] show that the shunt compensator's performance
characteristics are not influenced by the source impedance, Zs, and are thus superior to static
compensators, i.e. shunt harmonic filters, so long as the load harmonic impedance, ZL, is
much larger than the source's harmonic impedance. This condition is typically satisfied when
supplying a current harmonic load, typically thyristor rectifiers. However, care needs to be
taken when applying additional static compensators and shunt power factor correction capaci-
tor banks in parallel to the compensator, as this will modify the harmonic impedance relation-
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ship, more specifically ZL.
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Figure 3-24: Shunt Compensator Equivalent Circuit
Further circuit equations in [21] show that, in trying to compensate for voltage harmonic
sources, the shunt compensator compounds the harmonic distortion. This results in an in-
crease in the harmonic currents.
The desired capabilities of shunt compensators are that they should compensate for both
reactive and harmonic components. Ultimately they should compensate for all components
that do not form part of the real power consumed by the load, actively filtering out all non-
active power, giving rise to the term "Active Power Filters". Currently there are a few theo-
ries on the performance requirements of active power filters [16][17][18], derived from the
definitions characterising non-active power. One suggestion is that during APF mode, the
converter should ensure that the current drawn by the load is sinusoidal and in phase with the
system voltage [17]. This technique ensures that the load generates low EMI; however, this
technique also assumes the supply voltage is sinusoidal, a condition which may not be desired
for the load. An alternative approach is to determine what the resistive components of the
load are, i.e. components drawing real power, and to compensate for all other components
[18]. This is achieved using various separation techniques, most of which are advancements
on the theory proposed by Fryze in 1931 [18]. His theory has been widely expanded upon,
but ultimately, as suggested by Peng in [18], the aim when performing the APF role is to
compensate for all non-active components, without consuming or contributing any real active
power, over a fundamental period. This technique is best realised by considering (3.1). Gis
the conductance, P the power and u the instantaneous RMS voltage.
G=R-1 .t:
u2
(3.1)
ia=Gxu (3.2)
From (3.2) it is possible to obtain ia, the active portion of the current supplied to the load, i,
seen in (3.3). Knowing the active current component of the load current enables compensa-
tion for the non-active components to be performed.
in = i - ia (3.3)
The shunt-connected converter supplies the non-active current, in, by means of current con-
trol, discussed earlier.
In conclusion, shunt active filters are far superior to static shunt compensators, and are less
sensitive to source impedance variations, provided that the source load harmonic impedance
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ratio is not significantly altered on the load side. They are ideally suited to current-source
harmonic cancellation, but not voltage-source harmonic cancellation.
In traction applications this type of connection can extend the operational capabilities of
the converter even further. Connecting the converter in parallel with the existing thyristor
rectifiers, it is possible to supply the DC bus with the traction DC voltage. The device is thus
able to perform shunt active power filtering on the power system being polluted by the thyris-
tor rectifiers. It is also possible to perform power regeneration using this connection strategy,
further extending the converter functionality.
3.3.1.2 Active Series Compensation
Active series compensation is realised by inserting a dynamic compensating voltage in se-
ries with the power network. A converter, with a configuration identical to the converter used
for shunt compensation, is connected in-line with the power network using an injection trans-
former, like that seen in Figure 3-25. This form of compensation competes with the static in-
line compensation discussed in 3.2.2.
3 cf> Source 3 cf> Non-LinearLoad
Figure 3-25: Active Series Compensation
The basic operation of the series compensator is best explained by considering Figure 3-26.
The main objective is to try maintaining a receiving-end voltage, VR, at the same magnitude
as that of the sending-end voltage, Vs.
...
I---
Vs " -,
Zs """Vc)~p
\
\
\
\ ._.,.
Is Vs
Figure 3-26: Active Series Compensation Explanation
This is achieved by injecting a series voltage, VComp, onto the power network. The magni-
tude of the compensating voltage is calculated using the circle diagram, a segment of which is
shown in Figure 3-26. As can be seen, both VR and Vs are kept at the same magnitude when
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using this method [23][24]. Firstly, one of two possible compensation priorities has to be de-
cided upon. The rating of the compensator is limited by either the magnitude of the compen-
sating voltage, or alternatively, the maximum phase shift required to be compensated for.
While the compensation voltage is the deciding factor, it is possible to calculate the maximum
obtainable phase shift that the series device can compensate for by using (3.4).
VComp = 2x Vs xsin e2 (3.4)
The series compensator absorbs non-active current and a lesser magnitude of active current
from the load current flowing to the load. The non-active currents oscillate between the line
and the DC bus capacitors, in the same fashion as previously explained. It is this action that
enables the series compensation. The active power flowing through the series filter is ulti-
mately returned to the system.
The series compensator is represented as a voltage source in its equivalent circuit, Figure
3-27. For the series filter, the Thevenin equivalent circuit represents the load, and in this case
it is a voltage-source harmonic load.
:
i! Voltage-
i Source
i Harmonic
i Load........__.._--------------- -------------,'
Figure 3-27: Series Compensator Equivalent Circuit
For the series filter [21], the circuit equations have shown that they are better suited for
voltage-source harmonic loads. When trying to compensate for the harmonic currents of a
current-source harmonic load, the series device requires small harmonic impedances on the
source, Zs, and load side, ZL. However, current-source harmonic loads are characterised by
their large harmonic impedance. This results in an infinitely large compensating voltage re-
quired from the series filter. It is for this reason that the series device is not suited for typical
thyristor rectifier loads. The circuit equations in [21] further show that that when dealing with
voltage-source harmonic loads, the characteristics of the series filter are independent of the
source impedance, Zs, and the load impedance ZL, making it very effective in suppressing
harmonics in the source current.
In conclusion, the series active filter provides dynamic compensating capabilities, far ex-
ceeding the capability and benefits of static series compensators. Furthermore, they are suited
to mitigation of harmonics of voltage-source harmonics, as opposed to the shunt compensator,
which is in turn suited to current-source harmonics.
Although this functionality is not related to any traction or MVDC application, the con-
verter topologies compared in this thesis are fully capable of performing this task.
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3.3.1.3 Active Series-Shunt Compensation
Finally, the last of the active filter combinations is that of the series-shunt topology, seen in
Figure 3-28.
3 cp Non-Linear
Load3 cp Source
Figure 3-28: The Series-Shunt Topology
This topology encompasses the best capabilities of both the previously discussed topolo-
gies [16][25]. Furthermore, it is capable of performing dip compensation during fault condi-
tions, a capability that the series in-line device is only capable of performing when supplied
with some form of energy storage on its DC bus. Absorbing active power via the shunt con-
nection, energy is supplied to the DC bus. The series compensator, to maintain the system
voltage, subsequently uses the DC bus energy.
It must be noted that the extent of the dip compensation is again dependent on the system
rating. The main disadvantage is again the increased component count; however, the ratings
can be reduced, unlike that of the in-line device.
3.4 Chapter Summary
This chapter has investigated the various basic compensation schemes for enhancing per-
formance and network conditions of typical traction and MVDC applications. This includes
the various power quality concerns that need to be mitigated in order to ensure minimum sys-
tem pollution, whilst performing the specified tasks. The benefits of using MVDC are seen in
the extending of the power network, while still being able to perform power factor correction.
The converter solutions not only perform the required functions well but also do so more effi-
ciently and with less power system pollution. The versatility of the applications is enhanced.
A wide range of general power system support, not previously available, is thus possible.
This chapter clearly shows the superiority of the active devices over their passive counter-
parts. With this foundation present, the next chapter can be dealt with, where multilevel to-
pologies are investigated. The performance of multilevel converter topologies, and more spe-
cifically the SSC and NPCC topologies core to this thesis, can now be evaluated as potential
candidates for traction and MYDC applications.
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Chapter 4 Multilevel Converters
4.1 Converter Limitations and Proposed Solutions
This chapter discusses the limitations of the switching devices within the standard Graetz-
Bridge converter topology. As mentioned in the introductory chapter, various switches are
available for use, but each of the silicon switches has its limitations. The first of the limita-
tions is the switching frequency at which they are capable of operating without the tum-on
and tum-off times being compromised. The next limitation is that of the switch power rat-
ings. Each type of silicon switch has a blocking voltage limit, after which the silicon insula-
tion fails. This is due to the architecture of the device and the material used. Silicon is not
tolerant of over-voltages, even for short periods of time. The current limitation is dependent
on the switched current magnitude, as well as the switching frequency at which it operates.
Low switching frequencies combined with effective heat extraction allow the switch to oper-
ate at a higher than rated current rating, for very short periods of time.
There are two approaches available when operating at high power. The first is the parallel-
ing of a number of IGBT switches, increasing the rated switch current. Manufacturers do this
within IGBT modules to increase their current ratings. During tum-off, parallel IGBTs need
to tum off at the same time, otherwise the slower IGBTs break the full load current, resulting
in the destruction of the switch. The drawback of high power operation, using low voltages
and high current, is that the current ratings of all the other converter components become ex-
cessive. Excessive currents at high-frequency cause high losses and component overshoot.
Large step-down transformers are thus required when operating on high voltage power net-
works.
Cp
Vd
LF
CN CF VAe
Figure 4-1: Switches Connected in Series
The preferred solution to high power switching is to increase both the operating voltage
and current levels. Depending on the application and the technology requirements, current
and voltage levels are normally trade-offs between losses, insulation levels and filter compo-
nent sizing. This implies operating at high DC bus voltage and load/source voltage levels. To
do this, switches are connected in series to effectively create one high voltage switch, Figure
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4-1. Individual switch voltage limitations are thus not exceeded and converter components
requiring higher voltage ratings are simply connected in series as well. The series IGBT con-
nection still requires all of them to switch off at the same time, otherwise the voltage limit of
some of the IGBTs will be exceeded, resulting in their destruction. This factor is subse-
quently the largest concern as switch tum-off times are not always identical.
4.1.1 Voltage Balancing of Series Connected Switches
One solution is to use perfectly matched devices, the closest matches being IGBTs manu-
factured from the same batch [73]. The disadvantage is that in the event of a switch failure it
would require the replacement of the entire series string, a very expensive option. Another
solution is using Collector Emitter Voltage Feedback. This solution forces the collector emit-
ter voltage to follow a predetermined reference voltage, controlling the tum-on and tum-off
times of the switches. Various control methods exist [27], but all control voltages are chosen
to suit the slowest switch, ensuring voltage sharing between the strings of series switches. An
advantage of this technique is that it enables snubber-less operation. A disadvantage is the
increased switching losses when compensating for the slowest switch.
Bootstrapping [73][67] of the gates also ensures synchronous opening of the switches.
This method level shifts the gate signals using diodes and dividing circuits. The advantage is
its low cost, while the disadvantage is the high losses that increase with the number of
switches connected in series. Overall the efficiency is low.
A further alternative to voltage sharing is using RCD snubber circuits connected across a
switch [73]. The snubber, consisting of a resistor, capacitor and diode, allows the tum-off en-
ergy to be stored in the capacitor. The capacitor discharges through the resistor while the
switches are on. The snubbers ensure slow voltage rise times during tum-off, by absorbing
the energy that would ordinarily have been dissipated in the switch. The design parameters
ensure the switching slope is reduced to that of the slowest switch, ensuring voltage balancing
over the series string.
4.1.2 High Voltage Switching Observations
The merits of switching at high voltages are high power operation. However, the quality
of the switched waveform and the impact on the system components are just as important as
the magnitude. Switching voltages in the kilovolt range results in high dv/dt's being gener-
ated across the filter inductor. These high dv/dt's require the inductor size, used to shape the
waveform, to be large, thus increasing their costs. If small impedance inductors are used,
noisy current waveforms are generated. Control using a current regulator is also complicated
when the current ripple is extremely large.
These high voltage devices create a further problem when examining loading conditions of
the converter [28]. In many cases loads and motors are supplied via a cable. The shunt ca-
pacitance (from the insulation forming a dielectric) and conductor inductance of the cable re-
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sult in a series string of LC filters. The high voltage dv/dt's are amplified on the cable; the
longer the cable, the larger the dv/dl. By examining converters with two series switches and a
DC link voltage of 3.3 kV, data has shown that a dv/dl of up to 12 kV/lls is propagated on the
cable at the respective switching frequency. This stresses the equipment insulation on the end
of the cable. The IEC 34-17 standard for medium voltage machines considers 500 V/IlS [28]
as acceptable. The problem is also evident when the converter acts as a frequency drive to
large motors [29], where the load frequency is adjusted. These factors have led to alternative
topologies being developed and the solutions are in the form of multilevel converters.
4.2 Multilevel Converters
Multilevel converters consist of a multiple of the usual six switches found in a normal
three-phase inverter. Higher power and voltage ratings are achieved by the sharing of the
Volt-Amperes by the switches, be it in series or in parallel. The topologies have high DC link
voltages, without the problems associated with the series connection of switches. They also
create stepped voltage output levels during switching. Lower dv/dt's are experienced over the
inductors, thereby reducing the harmonic content. A further benefit is the cost and size reduc-
tion of the inductor for a given dynamic response.
The large number of switches available allow for an increased freedom in the switching al-
gorithms and switching states. This factor permits the variation of the dynamic compensation
capabilities. A further advantage is the increase in the apparent switching frequency, made
possible by the staggering of gating signals between the multiple levels within the converter
[28][32][33]. Switching harmonics thus appear at higher frequencies, since they occur as
sidebands of the apparent switching frequency. With this in mind the various multilevel con-
verter topologies are examined.
4.2.1 The Flying Capacitor Multilevel Converter
4.2.1.1 Topology
The flying capacitor multilevel converter, first introduced by Meynard [7], is the first of
the multilevel converters to be discussed. This topology enables operation at high DC bus
voltage levels, increasing the converter's overall power rating. It uses series connected
switches, like those seen in Figure 4-1, but makes use of the "flying capacitor", Cl seen in
Figure 4-2, to share the voltages over the switches and prevent the voltage ratings from being
exceeded. Figure 4-2 is a single-phase three-level converter and is used for operational ex-
planation. Typically more switches and clamping capacitors are used, allowing for operation
at higher DC bus voltages and increased stepped output voltage levels; however, explanation
of its operation becomes complex.
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Figure 4-2: The 3-Level Flying Capacitor Multilevel Converter
The floating capacitor, Cl, "clamps" the voltage over the series switches, by way of the ca-
pacitor divider circuit. This implies that the voltage over opened switches is kept constant.
The voltage to which open switches are exposed can be calculated using (4.1).
V r;
switch = N (4.1)
Where N is the number of cells, and in the case of Figure 4-2, this would be 2. A cell con-
sists of one capacitor and two switches, seen as the shaded area of Figure 4-3(B). Figure 4-3
is an alternative representation of Figure 4-2. Thus we can determine the number of cells re-
quired for a given DC bus voltage, while using switches with specific voltage limits.
Figure 4-3: Alternative Shape of a 3-Level Flying Capacitor Multilevel Converter
Unlike the switches, the capacitors are exposed to increasing voltages as the number of
cells increase [7]. These voltages can be calculated using (4.2).
VdcVCapx =-xk
N
Where: k = cell number
N = number of cells
4.2.1.2 Waveform Generation
(4.2)
For the flying capacitor topology, Figure 4-2, complementary pair switching is used.
Switches SAPI and SANI form one complementary pair, while switches SAP2 and SAN2 form
the other. This implies that when one switch is on, its complementary switch is off. The
complementary pairs are situated around the flying capacitors, the reason being that if both
switches were on at the same time, the capacitors would be shorted out.
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By analysing the switching states, the output voltage waveforms of this converter can be
realised. Figure 4-4 shows all the possible switching states available when using the com-
plementary switching. In Figure 4-4 the shaded switches are defined as off. It can be seen
that for the three-level converter, three possible output levels exist, OV, 12Vd and -YzVd. -12Vd
is applied to the AC side while operating in State 1, connecting the output to the negative DC
rail. In State 1, Cl is effectively removed from the circuit. Similarly Y2Vd is applied to the
AC side when switching the converter into State 3, connecting the output to the positive DC
bus rail.
It is the other two states that are of interest as they best explain the operation of the flying
capacitor Cl, emphasising the uniqueness of this topology. During State 2, the flying capaci-
tor is connected between the output and the negative rail. The two capacitor voltages oppose
each other, resulting in an output voltage of OV. But in switching State 4, the capacitor is
connected to the positive DC bus. The sum of the two voltages again results in OV being ap-
plied to the load. The primary difference between the two states is that the current flow
through the capacitor Cl changes direction.
I State 11
I State 31
Figure 4-4: The Flying Capacitor Switching States
Simulated waveforms of this mode of switching are seen in Figure 4-5.
Flying Capacitor Output Voltage Waveforms
~nnr~-'~-r~'-~'-~'--'~-'--,v~
VM3
Figure 4-5: Stepped Output Voltage Waveforms of a 3-level Flying Capacitor Converter
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A stepped output voltage waveform is observed. This is one of the largest benefits ofmul-
tilevel switching, resulting in lower dv/dt's, mitigating the problems associated with series
connection of switches. In the flying capacitor topology the stepped output voltage levels are
a product of the number of flying capacitors. Re-examining states 3 and 4, it can be seen that
if only one of these states is used, the flying capacitor cannot maintain its voltage, since it
would discharge at the following rate:
• T cdVctc =Tout = -
dt
(4.3)
To recharge the capacitor after discharging, it is necessary to use both states, ensuring the
output stays constant. Recharging need also not occur immediately, and can be performed
over a number of switching periods, by simply extending the switch state times.
4.2.1.3 Topology considerations
4.2.1.3.1 Effects of Harmonics
Harmonics generated during switching form as sidebands of the switching frequency [68].
Besides affecting the output power quality, these harmonics also affect the DC link capacitors.
For the capacitors, the average current through them must remain zero for them to maintain
their charge value. Dominant harmonics, generated during switching, recur over a period of
time and if there is no harmonic cancellation, it results in the collapsing or boosting of the ca-
pacitor. This condition degrades the flying capacitor's performance and results in the control
of the converter becoming more complex. Phase shifting of the control signals of the differ-
ent levels stabilises this condition. The size of the phase shift influences the harmonic spec-
trum of the output voltage. When using a three-cell converter, a phase shift of 1200 between
the different control signals would effectively eliminate the more dominant harmonics preva-
lent in each cell [30] [31]. The required phase shift is calculated using (4.4).
Phase Shift = 2" (4.4)
N
Large phase shifts in the control signals require large DC capacitors. To reduce the capaci-
tor values required, a smaller phase shift could be considered. However, this would require
more cells in the converter, increasing the component count. Alternatively, the increase in
cells leads to a higher voltage range and/or a supply with smaller magnetic components and
less harmonics.
4.2.1.3.2 Capacitor Design
Obtaining the optimum capacitor size for this topology is a complex task. The ripple volt-
age and the RMS current through the capacitor have an impact on the sizing of the capacitors.
Each capacitor, being switched into the circuit, reacts differently and is not affected by other
cells. Using the capacitors' switching states and the resultant output waveform, it is possible
to derive various equations for the ripple voltage and the RMS current during the switching
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period. It is then possible to determine the required capacitor value for a given maximum rip-
ple voltage [32]. The formula in question is as follows:
Where:
tp x l«ek > ---'-----
2,. Is x ~ Vck max
k is the cell number
(4.5)
rp is the phase shift in radians
Is is the switching frequency
~ Vck max is the maximum ripple voltage
Id is the load current
The equations derived for the ripple voltage and RMS current are used to plot graphs to de-
termine the optimum values for a given system. Models have been developed to linearise
these converters since they cannot be modelled using normal state space averaging. The sys-
tem is non-linear due to its configuration. Transient behaviour of the converter is affected by
the phase shifting of control signals and the current harmonics that the converter experiences
[31].
4.2.1.3.3 Three-Phase Converter Considerations
An important consideration for the three-phase converter unit, Figure 4-6, is that of com-
ponent count. Examining the DC bus of the three-phase flying capacitor converter, it is evi-
dent that the extra flying capacitors on each phase increase the overall component count of the
topology.
111
Figure 4-6: Three-Phase 3-Level Flying Capacitor Converter Topology
Furthermore, calculating the ratings of these capacitors, as previously discussed, is not triv-
ial. The flying capacitors also need to be mounted physically close to the switches in order to
reduce the parasitic inductance paths during switching. The DC bus design, along with the
complex switching techniques used to ensure that the capacitors remain charged, are impor-
tant factors requiring consideration when choosing this topology.
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4.2.1.4 Topology Advantages
The advantages are as follows:
• This converter is capable of switching at a high apparent switching frequency, reduc-
ing the switching harmonics.
• In this topology, the harmonics can be further reduced by phase shifting the control
signals, a technique also known as interleafing.
• The number of stepped output voltage levels is easily increased by the addition of ex-
tra cells. This further facilitates the reduction of the magnetic ratings.
• The large number of capacitors used in the cells gives this topology a good dip ride-
through capability.
• This topology enables dynamic capacitor and output voltage level balancing.
• Modulation and/or regulation of real and reactive power are possible.
4.2.1.5 Topology Disadvantages
The disadvantages are:
• The high number of capacitors required, with increasing voltage ratings, increasing the
cost and size of the topology. Overall a high capacitor component count.
• The controlling and modelling of the converter is relatively complex.
• Modelling and design of the converter is complex.
• Flying capacitors need to be mounted very close to the switches of the respective cell
in order to reduce parasitic inductance paths during switching.
• Three times the number of flying capacitors are required during three-phase operation.
The extra phases cause the aforementioned disadvantages to be compounded.
4.2.2 The Cascaded H-Bridge Multilevel Converter
4.2.2.1 Topology
This cascaded H-bridge multilevel topology, introduced by Hammond [9] and seen in
Figure 4-7, enjoys much popularity, primarily due to its modularity and versatility. It is capa-
ble of switching output waveforms with a number of stepped output voltage waveforms, re-
ducing the harmonic content. Like other multilevel topologies, individual switch voltages are
restricted, enabling the series connection of switches required for high voltage operation. Its
modularity results in a low component count, compared to other topologies; another feature
that makes it attractive.
Examining the five-level converter structure, Figure 4-7, the following aspects of the to-
pology are observed. The single-phase structure is constructed by the series connection of
standard full-bridge converters. This is obtained by connecting the output, the centre point of
one of the phase-arms of the lower converter, to the centre point of one of the phase-arms of
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the upper converter. The lower converter is grounded via the centre point of the "free" phase-
arm, while the converter output is from the "free" phase-arm of the top converter. Each of the
modules is capable of obtaining three output voltage levels, +Va. -Va and OV. Obtaining the
+Vd and -Vd is made possible by the ground connection to one of the phase-arms, enabling the
DC bus to be swung around it.
Figure 4-7: The 5-Level Cascaded H-Bridge Converter Topology
More levels are easily added to this topology in this manner. Subsequently, a converter
with m levels would consist of NH full-bridge converters, according to (4.6).
NH = (m-l) (4.6)
2
The largest divergence from other multilevel topologies is that the cascaded converter re-
quires separate DC sources for each single-phase full-bridge converter when modulating
waveforms [34][35]. Alternatively they can be replaced with capacitors for static VAr gen-
eration applications [36][37].
4.2.2.2 Waveform Generation
As is the case with most converters, the switches are operated as complementary pairs
when generating waveforms. In Figure 4-7 switches SXPy and SXNy are complementary, with
X denoting the phase-arm and y the converter level, preventing the shorting out of the DC bus.
The numerous switching permutations of the converter are somewhat different from the other
multilevel converters. This is also known as Step Modulation [34]. Figure 4-8 shows the pos-
sible switching states of the five-level converter, and their associated stepped output voltage.
Dark switches symbolise closed switches while shaded switches symbolise open switches.
Working through states 1 to 5, an understanding is gained of how the isolated DC sources are
connected to the AC supply on the output. The shaded output voltages for each state are also
shown.
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Figure 4-8: The Cascaded H-Bridge Switch States
The waveforms of states 3 and 5 are double the size of states 2 and 4 respectively, since the
two DC sources sum to apply 2Vd and -2Vd to the load. It is clear from Figure 4-8 that double
the total DC source voltage can be applied to the load by "swinging" the DC sources around
the ground terminal. This feature is a great asset to the topology.
Cascaded H-Bridge Output Voltage Waveforms
Figure 4-9: Stepped Output Voltage Waveforms of a 5-Level Cascaded H-Bridge Converter
The switching states of Figure 4-8 yield output voltage waveforms like those simulated in
Figure 4-9. The simulation model uses 400 V isolated DC sources, resulting in a staircase
waveform ranging between 800 V and -800 V. To achieve the same number of stepped out-
put voltage levels as that of the flying capacitor topology, only one H-Bridge converter is re-
quired. In the generation of the staircase waveform, specifically for the three-phase inverter,
the following formula holds true:
#4VACmax = x-xNxVd"Where N is the number of series H-bridge cells and the switching phase angles are equal to
zero [36].
(4.7)
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4.2.2.3 Topology Considerations
4.2.2.3.1 Device Limitations
Although device operation is simple, the largest drawback is that it requires an isolated DC
power source. This is typically a rectified supply being fed from an isolation transformer,
with as many isolated outputs as there are levels in the converter. These types of transformers
are non-standard and increase the cost of the converter considerably. Other size reducing al-
ternatives to the isolated transformer supply also exist, one being the usage of bi-directional
DC-to-DC converters, fed offa common DC bus.
The cheapest alternatives are passively rectified DC sources, but this prevents the con-
verter from four-quadrant operation; regeneration is not possible. Using a DC dump is one
solution to dissipate the energy build-up by regeneration; however, it requires control and the
energy loss is not preferred. Active rectifiers are also an alternative, but they also require an
isolated power source fed from a transformer, once again increasing the cost [35].
Batteries provide another alternative, having the converter store the energy until required.
This would only be feasible when the converter is typically being used as a dip compensator,
where continuous operation is not required.
Using just capacitors makes the converter a very attractive option for applications such as
an SVC or an active power filter where only reactive power is required [36][37]. The draw-
back here is that the full rating of the converter is not always required, resulting in the dis-
charging of some of the capacitors and not the others, and uneven power sharing. During this
period of low usage the losses of the converter are high. Here it is up to the control algorithm
to ensure the balancing of the voltages on the capacitors. One suggestion for the mitigation of
this condition is that of random cell usage. Numerous suggestions for optimised control have
also been suggested [38].
4.2.2.3.2 Switching Alternatives
PWM techniques as well as vector modulation are viable switching alternatives. Phase
shifting in the carrier or reference signals often results in reduced harmonics and better switch
utilisation. It could also be employed for better charge control of capacitors or batteries, if
they are indeed used. The phase shift, as always, is dependant on the number of output volt-
age levels [34]. Unfortunately PWM techniques introduce more switching losses due to the
high switching frequency. With this in mind alternative methods have been sought. By re-
viewing the switching states and the subsequent waveform generation of a three-cell con-
verter, seen in Figure 4-1DA, one sees that the switch utilisation of the top cell is relatively
low. Gating each cell in the converter for the same period of time, but staggering them, ob-
tains improvement of the switch utilisation. The switch timing changes, and the basic idea is
seen in Figure 4-lOB. This technique causes significant stress on the anti-parallel diode of the
first cell.
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Figure 4-10: Alternative Switching for Waveform Generation
A solution is to cycle the gating pulses like those seen in Figure 4-10C&D.
4.2.2.3.3 Three-Phase Converter Considerations
Construction of a three-phase three-level device, Figure 4-11, requires the addition of two
more phase-arms.
_ v, v,
Figure 4-11: Three-Phase 3-Level Cascaded H-Bridge Converter Topology
This is where the cascaded H-bridge topology is at a disadvantage. Each full-bridge phase-
arm has to be replicated three times. Furthermore, each of the individual phase-arms requires
its own isolated power supply. Although the same number of switches is used as for the
three-level flying capacitor, the three extra isolated power supplies and their associated com-
ponents increase the overall component count and cost of the topology. A further increase in
component requirements is expected ifbi-directional operation is required.
4.2.2.4 Advantages
The advantages are as follows:
• This converter is capable of switching at a high apparent switching frequency, reduc-
ing the switching harmonics.
• Phase shifting the control signals further reduces harmonics.
• With a significant number of stepped output voltage levels already at its disposal, the
increasing of levels is easily achieved by the addition of extra H-Bridges, further re-
ducing the magnetic ratings.
• For single-phase devices, it has the lowest component count of the multilevel topolo-
gies.
• It is modular in its structure.
• The control is not complex, and soft switching is easily possible.
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The disadvantages are:
• When contributing real power, isolated DC power sources are required, increasing the
topology's overall cost.
• The component count increases dramatically for three-phase applications, making it
comparable, and in some cases worse, than other topologies.
• Bi-directional power flow increases the price as well as the control requirements of the
topology.
• Random system disturbances make it difficult to decide on a switching sequence.
4.2.3 The Diode Clamped Multilevel Converter
4.2.3.1 Topology
Another of the multilevel topologies is the diode clamped converter, first introduced by
Akagi and Nabae [8]. Figure 4-12 shows the topology, which enjoys widespread usage in in-
dustry, especially in the field of motor control.
Figure 4-12: The 3-Level Diode Clamped Converter Topology
The three-level diode clamped converter in Figure 4-12 is also known as the Neutral Point
Clamped Converter (NPCC). The converter has an even number of switches and diodes. The
number involved, however, is determined by the number of output voltage levels, N, chosen
for the converter and required by the load [8][37][39]. These stepped voltage levels are ob-
tained by the interaction between the clamping diode pairs, Dl and D2, and the capacitor di-
viding circuit, created by Cp and CN in Figure 4-12. The diodes also create freewheeling
paths for the inductor currents. The addition of extra voltage levels is realised by the addition
of clamping diodes, capacitors and switches. A typical four-level converter structure is seen
in Figure 4-13. Each converter comprises (N-l) capacitors and the number of switches in
each phase-arm is calculated using (4.8). The number of diodes required is calculated using
(4.9) [40].
No of switches = 2x(N -1)
No of diodes = 2x (N -2)
(4.8)
(4.9)
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Figure 4-13: A 4-Level Diode Clamped Converter
4.2.3.2 Waveform Generation
The diode clamped converter uses a different type of complementary switching technique
to those of the previously discussed topologies. In Figure 4-12, switches SAPI and SANI form
one complementary pair while SAP2and SAN2form the other. Using these switching states,
the various combinations are shown in Figure 4-14.
_ v.
_ v.
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Figure 4-14: The 3-Level Diode Clamped Converter Switching States
Once again the shaded switches imply that the switch is turned off. During State 1, ~Vd is
applied to the AC supply. During State 2, switch SAPI is switched off, and diode DI becomes
forward biased, creating a freewheeling path for the inductor current. This state is defined as
a "zero state", since no driving voltage, positive or negative, is applied to the load, much like
unipolar switching. The diode DI also ensures that capacitor Cp's voltage is the only voltage
that is applied to the open switch SAPI.
During State 3, switches SANI and SAN2are closed and -Y2Vdis applied to the output. This
state is used when modulating the negative half of the required waveform. Finally State 4
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creates the freewheeling path for State 3. Once again the opened switch SAN2is only exposed
to -YzVd,capacitor Cs's voltage.
Using this technique, a staircase output waveform is modulated like that of the simulated
waveforms shown in Figure 4-15. The output waveform resembles that of the flying capacitor
topology, with the output voltage ranging between 400 V and -400 V, while operating at a
DC bus voltage of800V.
Diode Clamped Output Voltage Waveforms
Figure 4-15: Stepped Output Voltage Waveforms of a 3-Level Diode Clamped Converter
4.2.3.3 Topology Considerations
4.2.3.3.1 Four-Level and Higher Capacitor Discharge Criterion
When using a multilevel converter, like that seen in Figure 4-13, with more than three out-
put voltage levels, DC bus capacitors are isolated from the positive and negative DC rails, in
this case C2. For the capacitors to keep their output voltage constant it is necessary for the
average current through the capacitors to be zero. During inverting mode, real power is sup-
plied to the load. This results in capacitor C2's voltage decaying to zero volts. The opposite
is true during rectification, except that the voltage rises until it is clamped at the DC bus volt-
age, compromising switch ratings and the stepped waveform. If the converter is used to sup-
ply loads where the current is 90° out of phase with the voltage waveform [37], this problem
is remedied, making it an ideal solution for SVC applications.
Boost rectifiers could be employed to regulate the capacitor voltages; however, this in-
creases the cost, complexity and component count. Alternatively, back-to-back operation
would result in the converter being immune to this problem, with one converter rectifying and
the other inverting.
4.2.3.3.2 Diode Ratings
Re-examining Figure 4-13 shows that when switches SANl to SAN3are closed, diode D2 is
forced to block the summed voltage of capacitors C2 and C3. This shows that the voltage rat-
ings of the diodes increase, as the number of levels increase. A N-Ievel converter will have
two diodes that are exposed to a blocking voltage calculated using (4.10).
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n-i-»
Vatode= xVd (4.10)
N-l
Where N is the number of levels and k is a numerical value that goes from 1 to N-2 with Vd
being the total DC link voltage [7]. Usually diodes of similar rating to the switches are used,
requiring a number of them to be connected in series to perform the blocking. If the number
of levels gets too high, construction will become impractical. Furthermore snubbers over the
diodes might also be required to compensate for stray parameters.
4.2.3.3.3 Three-Phase Converter Considerations
The addition of two phase-arms results in the three-phase converter topology, like that rep-
resented in Figure 4-16. The first observation about this topology is the high number of di-
odes required, increasing the topology's component count.
Figure 4-16: A Three-Phase 3-Level Diode Clamped Converter
Secondly, the converter is connected to a three-phase supply on its output. The load is thus
a coupled connection and any switching in one phase-arm affects the waveforms of the other
two phases. It is not feasible to control this converter using the technique used on a single-
phase converter. Three-phase control is complex and requires the use of a modified space
vector control technique [41].
4.2.3.4 Advantages
The advantages are as follows:
• Numerous stepped output voltages can easily be realised, reducing the current ripple
and switching harmonics, further resulting in reduced magnetic ratings.
• Simple construction and design.
• Back-to-back operation is possible, sharing the DC bus capacitors.
• Losses within the converter are low since the converter is capable of switching at the
fundamental frequency of the output waveform.
• Operation as a reactive power compensator does not affect its capacitor voltages.
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4.2.3.5 Disadvantages
The disadvantages are:
• The number of diodes becomes large when the number of the output voltage levels is
increased, increasing the component count significantly.
• When using more than three output levels, power flow control is problematic. The ca-
pacitor draining and charging requires alternative solutions and extra control.
• The extra diodes introduce extra parasitic components, requiring them to be placed as
close as possible to their appropriate switch.
• Three-phase operation increases the diode count and the control technique is more
complex.
4.2.4 The Series-Stacked Multilevel Converter
4.2.4.1 Topology
The last of the multilevel converter options to be discussed is the 2-level series-stacked
converter (SSC) [10][35] [42], seen in Figure 4-17.
Figure 4-17: The 2-level Series-Stacked Multilevel Converter
The single-phase converter consists of two full-bridge converters stacked on top of each
other. Each of the full-bridge units comprises a bus capacitor, four switches and a filter in-
ductor. The topology structure limits the switch voltages to a maximum of half of the total
DC bus voltage, with the capacitor dividing circuit helping to maintain this balance. Further-
more, each converter unit switches into isolated windings of a single-phase three-winding
transformer. This is a necessary requirement, since it is not possible to connect two different
voltage levels to the same load without disastrous consequences. The two converter outputs
are recombined in the isolation transformer to produce a single high voltage output, with dou-
ble the power output level of a single unit, on the load side. The addition of extra voltage lev-
els is easily obtained by simply adding extra half-bridge modules. This does, however, re-
quire an isolation transformer with more isolated windings.
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The waveform generation technique for topology is exactly the same as the technique used
for explaining unipolar switching in Chapter 2, where switches SA PI and SA NI are comple-
mentary pairs. Each of the converters is sent identical gating pulses, effectively making the
two modules of the series-stacked converter operate in parallel. This is the technique shown
in Figure 4-18, where the shaded switches represent open switches.
Istate 11
4.2.4.2 Waveform Generation
Multilevel Converters
1State 21
I~
Figure 4-18: Switching States of a 2-level Series-Stacked Multilevel Converter
Unipolar switching facilitates a three-level output voltage waveform, reducing switching
harmonics and inductor ratings. The unipolar switching also delivers an output waveform op-
erating at double that of bipolar switching, as can be seen in Figure 4-19.
Converter2
Unipolar Output
Converter 1
,..,,.~B=;ii "'i0larOutllut
Converter 2
Bipolar Output
Figure 4-19: Possible Series-Stacked Multilevel Converter Switching Modes
Although illustrating the advantage of unipolar switching, the figure also shows that the
converters can be operated using bipolar switching. Yet even in this mode the output volt-
ages, though they are not stepped, are half that of the total DC bus voltage. Both these out-
puts can further be phase shifted within their switching period, also called interleafing, to fur-
ther reduce the switching harmonics and increase the apparent switching frequency [70]. The
three-level output waveforms of a two-level series-stacked converter, using unipolar switch-
ing, are simulated and presented in Figure 4-20. Identical gating pulses are supplied to both
converters. With the centre point earthed, Figure 4-17, both outputs are offset to facilitate in-
vestigation. The bottom converter's output is offset by -400V, while the top converter's out-
put is offset by 400V.
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Series-Stacked Output Vottage Waveforms
VM4
VMS
VM2
VM3
Figure 4-20: Output Voltage Waveforms of a 2-level Series-Stacked Multilevel Converter
4.2.4.3 Topology considerations
4.2.4.3.1 Isolation Transformer
The isolation transformer is the largest disadvantage of this topology, since the transform-
ers are non-standard and this further adds to the cost of the topology. This is, however, not
too serious when the converter has to interface with a utility's high voltage levels, since the
winding ratios can be increased to interface directly to the power system. The transformer
would become fairly large if the application required, for example, an eleven-level converter.
This also requires the insulation level to be very high within the transformer. One solution is
to possibly use smaller, floating single-phase transformer units, and connect their high voltage
terminals in such a manner as to create the multiple-winding isolation transformer.
4.2.4.3.2 Three-Phase Converter Considerations
- v, C, 3 Phase
'f VAe
Jation
Transformer
v, C2-
Figure 4-21: A Three-Phase 2-Level Series-Stacked Converter
An advantage of this topology is that the converter can easily be expanded into a three-
phase converter by the addition of a single phase-arm to each of the converter levels, and by
operating them as coupled three-phase converters, stacked upon each other. Figure 4-21 illus-
trates the topology layout. The switch component count is the same as that of the other to-
pologies; however, double the number of filter components is required. Added to this is the
isolation transformer, increasing the topology's cost. The coupled three-phase converters
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make unipolar operation impossible, generating three output states per converter, and thus bi-
polar switching is used.
4.2.4.4 Advantages
The advantages are as follows:
• Numerous stepped output voltage levels can easily be created, by the simple addition
of converter cells. This has the same effect as creating more stepped voltage output
waveforms, since in this topology each level is isolated.
• Simple construction and design.
• Back-to-back operation is possible, sharing the DC bus capacitors.
• Losses within the converter are low as the topology is capable of using various loss
reducing switching techniques. The module construction can be optimised for the
least circuit losses.
• The single-phase converter can easily be expanded to a three-phase converter, by sim-
ply adding one phase-arm, becoming a three-wire coupled converter.
• Phase shifting of the carrier signals further reduces switching harmonics.
4.2.4.5 Disadvantages
The disadvantages are:
• The non-standard isolation and re-combining transformer and its cost.
• In the three-phase mode the three-level stepped output voltage waveform is not avail-
able, because of the loss of the zero state.
• High number of filter elements required for the topology.
4.3 Chapter Summary
In conclusion, high voltage solutions were examined and the potential hazards to the con-
verters and equipment were discussed. The various types of multilevel converter topologies
were inspected. The topologies and methods of waveform generation of each topology were
considered. Special topological considerations specific to each topology were mentioned, and
finally advantages and disadvantages of each multilevel converter topology were formulated.
Using this information it is possible to make an informed decision as to which multilevel con-
verter topology suits your problem criteria. Solutions can vary from capabilities, component
numbers, simplicity or even just topology preference.
4.3.1 Topological Selection
Having analysed the various topologies, their operation and requirements, the Series-
Stacked Converter (SSC) and Neutral Point Clamped Converter (NPCC) topologies were cho-
sen as the two topologies of preference. The rest of this thesis is dedicated to the comparison
between these two topologies. The primary reasons for choosing these topologies are as fol-
55
Stellenbosch University http://scholar.sun.ac.za
Multilevel Converters
lows:
• Both topologies have the least complicated DC bus requirements. The same DC bus
can be used for both topologies, as can be seen in Figure 4-16 and Figure 4-21.
• For comparative purposes, the aim was to construct a single multilevel converter that
is capable of being operated in both the SSC and NPCC modes, with the minimum of
structural changes. Figure 4-16 and Figure 4-21 show that the SSC and NPCC are the
topologies most suited for re-configuration.
• Bi-directional power flow is also easily performed for both topologies, a factor identi-
fied when discussing the Traction and MYDC application requirements.
• The additional components required by the SSC and NPCC topologies were easily ob-
tainable.
The primary reasons for not choosing the Flying Capacitor topology, Figure 4-6, were as
follows:
• Mentioned in the topological considerations, section 4.2.1.3.2, optimum DC bus ca-
pacitor design is complex.
• The topology requires four separate DC bus capacitor limbs, three of which need to be
placed as close as possible to the IGBT switches, in order to reduce the parasitic com-
ponents during switching. The fourth DC bus capacitor limb requires a larger current
rating and double the voltage rating of the other capacitor limbs. These conditions do
not allow easy re-configuration of the topology.
• The charge-discharge and harmonic elimination control techniques required by the fly-
ing capacitor topology, 4.2.1.3.1, was also a deciding factor.
The reasons for not selecting the Cascaded H-Bridge converter topology, Figure 4-11, for
the comparison are as follows:
• The topology requires far too many additional components and control to perform bi-
directional power flow, requirements of both the Traction and MYDC applications.
• The topology represented in Figure 4-11 requires three isolated DC bus capacitor
limbs, being supplied via totally isolated power supplies. Usage of a common DC
source is not possible since three-phase switching results in the DC bus being shorted
out.
• For a potential MYDC application, back-to-back connection, the H-Bridge converter
could suffice; however, maintaining the isolated DC limbs would require each phase
to have its own isolated DC power line conductors. The MYDC link, connecting two
three-phase networks, requires six separate DC conductors to be strung on the power
line.
• The Cascaded H-Bridge topology does not qualify for the re-configuration ability like
that of the SSC and NPCC topologies.
The rest of this thesis is subsequently devoted to the operation, control and performance of
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the Series Stacked Converter and Neutral Point Clamped Converter topologies.
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Chapter 5 Operation and Switching Techniques of the SSC
and NPCC
5.1 Overview
In the conclusion of the previous chapter, the SSC and NPCC multilevel topologies were
targeted for comparison. This chapter examines the operation and switching techniques, used
in this thesis, for both topologies. Increased versatility is also discussed as well as limiting
factors. 2-level and 3-level Space Vector Modulation (SVM) is examined. The operation of
three-phase 2-level SSC and three-phase 3-level NPCC using SVM is discussed in detail.
Previous chapters discussed inverter and rectifier operation for single-phase converter
modules, as well as how these functions are modified to perform various power quality miti-
gating functions. This chapter does not look at the three-phase SSC and NPCC performing
these functions, but does give insight into the converters' operation and the applied switching
techniques. The emphasis is on the operational requirements of the two topologies; however,
these techniques do provide added insight into the inverting and rectifying modes discussed in
chapters 2 and 3.
SVM was selected because the theory can be applied to both topologies. Itwill be shown
that for the NPCC, SVM operation simplifies the switching alternatives for the numerous
switching states. Furthermore, SVM offers very good DC bus utilisation for both the SSC
and NPCC multilevel topologies. The first of the two chosen topologies to be discussed is the
SSC topology. Thereafter the NPCC topology is dealt with. Lastly the potential of imple-
menting a controller, using common SVM techniques applied to both topologies, is discussed.
5.2 The 2-Level Series-Stacked Converter Topology
Illustrated in Figure 5-1 the three-phase SSC topology consists of two three-phase coupled
converters that are stacked on top of each other. Each of the converter phase-arms is con-
nected to an electrically isolated winding of a single-phase three-winding transformer. The
three isolated transformers are electrically connected via their neutral terminals on both the
primary and secondary sides, yielding one large three-phase three-winding transformer. The
task of the transformer is to recombine the two sets of three-phase output waveforms that are
offset from each by half the full DC bus voltage 2Vd. The transformer also de-couples the
converter stage on the primary side, from the power system on the secondary side, enabling
the power system to be grounded in its own required manner, without affecting the converter
operation. The primary side transformer connections cause the load to be classed as a coupled
load. This means the two series-stacked three-phase converters have to be controlled in the
coupled converter mode.
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Figure 5-1: The Three-Phase 2-Level Multilevel Converter Topology
The individual three-phase converter modules, the rectifying and inverting modes dis-
cussed in chapter 2, require further examination, specifically their switching control require-
ments during operation. Most of the switching techniques used in chapter 2 applied open-
loop modulation to balanced load or loads with returning neutral point connections. How-
ever, when the loads are unbalanced, and the same form of open-loop triangle comparison is
used on coupled loads, the modulated waveforms look considerably different. In Figure 5-2,
one of the two three-phase coupled converter configurations, with the secondary impedance
referred to the primary side and connected to an AC source, is shown. During a load imbal-
ance condition, the phases' reflected line impedances differ.
Figure 5-2: Basic 2-Level Three-Phase Coupled Converter
Any attempt at modulating voltage and current waveforms in one phase-arm of a coupled
system affects and distorts the waveform modulation in the other two phase-arms. This is be-
cause the open-loop modulation, discussed in chapter 2, using the triangular comparison tech-
nique, is not capable of compensating for the unbalanced counter Emf. A neutral connection
to the centre point of the DC bus is one solution. This creates a return path for the zero se-
quence currents, reducing the deformation. This is not an option as seen in the transformer
connection requirements of Figure 5-1. The phenomenon is deemed a problem even when
using closed-loop control, typically predictive current control [72]. Current reference values
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become difficult to maintain because of the coupling effect within the three-wire load. This is
clearly seen in Figure 5-3, a simulation of this effect.
Voltage & Current Waveforms During Unbalanced Loading
Three-Phase Cou led Converter
800.
70.oom aO.OOm T60.00m
Figure 5-3: Simulated Three-Phase Converter Waveforms - Unbalanced Load
Even though the system voltage, VAC, is sinusoidal and symmetrical, the voltage over the
filter capacitors, CF, is distorted and exhibits the phase imbalance. Phase interaction is thus a
factor that impacts largely on the switching control technique. This criterion is used as moti-
vation for the use of the control technique that will be discussed in the next section.
5.2.1 Normal2-Level Space Vector Modulation Theory
5.2.1.1 General Considerations
SVM is a switching technique typically used to determine the duty cycles of a three-phase
converter with a coupled output. Space Vector Modulation provides a technique whereby it is
possible to transform the quantities of a three-phase coupled system into a two-phase de-
coupled plane known as the a-f3 plane. Controlling the individual a-f3 components in the de-
coupled plane enables effective modulation of all three phases in a coupled system, insulating
the modulation from the coupling effects. However, before dealing with the 2-level SVM
there are some important factors to consider and concepts to revise.
The first consideration is that when converting three-phase quantities into a two-phase
plane, using some transformation process, the components cannot exclusively be considered
as physical voltages and currents. Associating the scalar quantities in the a-f3 plane as vec-
tors, unnecessary misinterpretation of values is avoided.
Secondly, SVM is a tool used to analyse three-phase coupled networks in a two-phase de-
coupled plane. By this is meant that a-plane and ,B-plane vectors or quantities do not affect
each other, i.e. they are de-coupled.
In modulating current and voltage waveforms, positive phase sequence waveforms are
usually required when interfacing with existing power networks. To avoid any uncertainty
about the transforms used in SVM, it is necessary to revisit the convention of phase rotation.
Figure 5-4 is a representation of the conventional phase rotation for a three-phase system of
60
Stellenbosch University http://scholar.sun.ac.za
Operation and Switching Techniques of the SSC and NPCC
vectors or phases.
c c
r---+---A A
Positive Negative
Phase Phase
Rotation Rotation
B B
Figure 5-4: Conventional Phase Rotation
Positive phase rotation is defined as the three vectors rotating in an anti-clockwise direc-
tion, defining the ABC notation, while negative phase rotation has the vectors rotating in a
clockwise direction, thereby generating the ACB phase rotation. Using the convention from
Figure 5-4, specifically the phase placement, leads to the interpretation seen in Figure 5-5,
when considering the stationary reference frame. Keeping the phase vectors stationary, and
only varying them in size from between the vectors' maximum positive and negative values,
i.e. zero and ± their peak value with no angular rotation, results in a the phase vector configu-
ration seen in Figure 5-5.
'It,, ,, ,, ,, ,
\ ~ '.
'a \~
v,...
Figure 5-5: Rotation of Resultant Phasor with Negative Phase Placement
Summating the vectors, the resultant vector, Vres, is generated. Furthermore this vector ro-
tates in a clockwise direction, indicative of negative phase sequence rotation and not the de-
sired positive phase sequence rotation. The implications of using the phase convention for the
stationary reference frame, seen in Figure 5-5, are also seen later in this section.
Figure 5-6: Rotation of Resultant Phasor with Positive Phase Placement
Using the convention seen in Figure 5-6, and changing the phase positioning of the Band
C phases, a rotating Vres is generated, that also rotates in the positive direction. The benefit of
using this convention is seen when using the Clarke transform, equation (5.1), or any of the a-
j3transforms used in the space vector theory.
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Using the transform seen in equation (5.1) it is possible to generate the de-coupled a and fJ
vectors from a three-phase coupled system. The zero-vector is defined here for the sole pur-
pose of facilitating the transposing of the matrix [43][45][61][62][63][64][66][68].
I __!_ _ _!_
[;;l=~0 ~ -~[~:l
Vo I I I ve
(5.1)
222
This is necessary for determining the three-phase vector magnitudes when working from
the a-fJ plane. Throughout this section, consideration is only given to converters that supply
three-wire loads. It is impossible to have zero-sequence currents flowing and therefore the
zero-vector in the transformation can be ignored.
The values within the matrix are derived using Figure 5-7. Using each of the phase vec-
tors, equations can be generated for the matrix, to determine the resultant instantaneous vec-
tors that align themselves within the a and fJ planes.
f
I i
I ! .Jj
II--
I! 2
I i
1 •
V -- I..l_
f.- ! J
Figure 5-7: Values used in a-~Transformation
With a and p as axis values, the three-phase vectors will increase and decrease, in the same
manner as the stationary reference frame in Figure 5-6. The result is a positively rotating ref-
erence vector. The fractions in the matrix, used to determine the a-fJ values, are deduced
from standard trigonometric identities. Although the zero-vector is not used, Vo is derived
from using the standard zero-sequence identity (5.2). The Y2'sin the matrix are used as a mul-
tiplication factor for the 2h multiplying factor of the matrix to ensure that equation (5.2) holds
true.
(5.2)
5.2.1.2 The Normal2-Level SVM Switching Technique
With the a-p transform identified, the potential switching states of the converter in Figure
5-2 are tabulated in Table 1. Eight possible switching states are obtainable for the standard
three-phase converter.
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Table 1: A 2-Level Converter's Switching States in Tabular Format
Switching
State
Phase
ABe
o N N N
I P N N
2 P P N
3 N P N
4 N P P
5 NNP
6 P N P
7 PPP
'P'state designations within the phase-arms imply that their top switch, SA PI, SB PI or
SC PI, is closed. If any phase-arm has a switching state of 'N', the phase-arm's switch, SA P2,
SB P2 or SC P2, is closed, connecting the load to the 0 V rail. The switching states of Table 1
are represented graphically in Figure 5-8.
OV-..I.....-.-"__---i
V.-,-------, ~ V & VI
V.-,----, ~ VII&V111
OV--'----'-----'-
V.-,-------, ~ IX & X
V.'-.------, All Region.
OV'--'-----'------'-
OV'--'---'------'-
V.-,---, ~XI&X11
OV-_L_-.I,__---i
V.-,------,~ 1&11
ov-...___--'----~
V.-r.------,' All Region.
"""I
OV-...___-..__-----'
Figure 5-8: Switching States of the 2-Level Converter
The switching states '0' and '7' are referred to as zero states. This is realised when the
converter is switched into a ppp or NNN switching state. In any of these states, there is no
voltage applied over the filter components and the load, so effectively no current can flow
through them, thus the term "zero states". Examining each of the states, Figure 5-8, it is pos-
sible to determine in which phases the current is flowing in a positive direction and in which
phases the current is flowing in a negative direction, with the positive direction defined as
current flowing from the converter towards the star point of the load.
The switching states from Figure 5-8 enable the modulation of the three-phase positive se-
quence waveforms seen in Figure 5-9. The switching states in Figure 5-8 are also related to
periods within the waveforms seen in Figure 5-9. For state PNN, positive current flows in its
a-phase while negative current flows in the other two phases. Looking at the waveforms of
Figure 5-9, this condition is true in region III and IV, between 60° and 120°, where the a-
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phase is positive and the other two phases are negative. This is true for all the switching
states, each occurring in their unique region. State PPN occurs in regions Vand VI (120° and
180°), state NPN in regions VII and VIII, etc.
Figure 5-9: Three-Phase Waveforms Positions for Positive Sequence Rotation
Using the three-phase quantities at any point within a region and transforming them into
the a-f3plane using (5.1) yields a resultant vector for that instant in time. These vectors, the
polar representation of the calculated a-j3values, are found to be symmetrical around specific
axes.
NP~ •••••......••...••••••••• J!..PN
\
\\\
Table 2: Summary of Switching States and their
//
\\\
.. Location
/ \\l" Switching Phases Operational a-~ Axis
/
'~, PNNNPP':, State A-B-C Sectors Angle
\\\
:' 0 NNN All None
// I PNN 5&0 00
:' 2 PPN 0&1 600
\\\ //
3 NPN 1&2 1200
4 NPP 2&3 1800
//" 5 NNP 3&4 2400
\\ / 6 PNP 4&5 3000
NNP PNP 7 PPP All None
Figure 5-10: State Vectors for 2-Level SVM
This is best illustrated by an example. State PNN permits operation in regions III and IV
in Figure 5-9. These regions are situated symmetrically around the 90° axes. Transforming
all the possible three-phase quantities in regions III and IV results in a-j3 values whose polar
vectors lie symmetrically around the 0° axis in the a-B plane. State PNN can thus be plotted
as a vector, like that seen in Figure 5-10, situated on the 0° axis. Furthermore the modulation
range of state PNN is 30° either side of the 0° axis, indicated as the shaded area in Figure
5-10. The shaded area represents its 60° modulation range [48]. Any polar vector outside the
shaded area is that of a different switching state. Similarly all the switching states can be
transformed, their a-B axis angles being tabulated in Table 2.
With the knowledge of how the state vectors tie in with the physical three-phase quantities,
care should be taken not to forget that the a-f3 states are vectors and not voltages or currents.
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By switching in say state PNN, one generates a vector quantity that effectively grows along
the axis represented by PNN. The maximum size of a state vector is determined by consider-
ing state PNN, seen in Figure 5-11. With identical resistive loads in each phase and assuming
no counter Emf, the voltage at the neutral point can be expected to be 113 Vs. This means that
the phase voltage over the a-phase for state PNN is 2h Vd, while the voltages over the other
two phases are _lh Vd.
Figure 5-11: Switching State for State PNN
Using these values in the a-jJtransform (5.1) will yield the following:
2Vd
[~;]=~[ol j jj. 3:
2 2 _Vd
3
:.Va =~[2Vd +Vd +Vd)=~.Vd3 3 6 6 3
&Vf3 =0
2
:. PNN has a length of = -:3Vd
This implies that the maximum achievable vector length is 2/3 V« This vector length has
nothing to do with the voltages over the load in the three-phase plane. The instantaneous
phase voltages sum to Vs, seen in the calculation of Va above. The state vector size is directly
related to the 2/3 multiplier in front of the matrix. This is important when one deals with the
instantaneous reactive power theory [43], which uses a ..J2/..J3 multiplying factor. Using the
transform in [43], the ..J2/..J3 factor influences the length of the state vectors. In summary, the
size of the state vector is dependent on the size of the DC bus and the transformation factor
used with the matrix. As mentioned, this factor does differ with different transforms
[43][62][65].
With the origin of the a-pvector values obtained, and because of how the various switch-
ing states correlate with the switching vectors in the a-pplane, it is necessary to consider how
the duty cycles are calculated using SVM. Normally a converter uses a control system that
provides the controller with a reference value that the controller needs to achieve. For 2-level
SVM this reference is generated in the de-coupled a-jJ plane. The measured three-phase
quantities on the converter output are transformed into a-p plane. The difference between the
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two quantities is what the controller uses to calculate the duty cycles, in order to minimise the
difference. Without focussing on the control strategy, it is possible to analyse how the duty
cycles are generated just using the a-f3vector reference values.
Figure 5-12: State Vectors within Sector 0, for 2-Level SVM
Figure 5-12 shows how the Va and Vpvectors' values sum up to form Vref, a vector with an
angle, denoted as e, that for this explanation lies in Sector O. Using all four switching states
available to Sector 0, the vector Vref is generated. To reduce the switching harmonics, only
one switch is switched at a time. Using the 2 zero states, in conjunction with symmetrical
PWM, results in a switching sequence as follows: NNN ~ PNN ~ PPN ~ ppp ~ PPN ~
PNN ~ NNN, as seen in Figure 5-13.
jJ
P N
I \
\
I \
I \
I \
I \
\
\
\
\
\
\ .!.
\2
\
\-f"-'-~""_---...--__'~ . - a
PNN
Figure 5-13: Symmetrical PWM Functionality and Vector Lengths
The length of the vector Vref is also an important consideration. Any Vrefwith a magnitude
exceeding the dotted boundary line connecting the state vectors PNN and PPN cannot be gen-
erated. A Vref longer than this line would result in the converter going into over-modulation,
because the switching states cannot be utilised for longer in the switching period. The iden-
tity triangle on the right in Figure 5-13 also shows what the maximum amplitude of the modu-
lated three-phase voltages can be before the converter goes into over-modulation. If the
length of PNN is assumed to be unity, ignoring the multiplying factor and DC bus value dis-
cussed previously, the length of the vector Vref cannot exceed "J3/z. Thus identity (5.3) is de-
duced.
~vref =ma 'z'Vd (5.3)
With Vref being limited to "J3/2 p.u., a boundary limit can be superimposed on the switching
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state diagram to indicate its limit of operation, seen in Figure 5-10. It is also possible to ob-
tain Vrefusing the polar format seen in (5.4)
[
.27r . 47r 12 J'_ J'_
Vref ="3 Va+Vb x e 3 +Vc·e 3
Using the identity (5.3) the reference value can be expressed as (5.5) in its polar form.
(5.4)
(5.5)
Expressing the reference value with respect to an angle, e, and a modulation index, ma, in-
creases the versatility of the equation. Using these two values, the duty cycles for the various
switching states can be calculated. There are various techniques in determining these duty
cycles [76][77][78]; however, using ma and e enables duty cycles to be generated from vari-
ous types of control techniques. This facilitates the simplification of the duty cycle equations,
where one set of formulas can be used for all the sectors, unlike the above referenced meth-
ods. Using p.u. values in conjunction with ma and e simplifies the task of calculation and al-
lows movement through the transform without any changes in their values occurring.
5.2.1.2.1 Duty Cycle Calculations for Normal SVM
\
\
\
\
\
\
NNP PNP
Figure 5-14: Referring the Reference Vector back to Sector 0 for 2-Level SVM
The first objective is to determine in which sector Vref lies, so that it is possible to deter-
mine which switching state vectors need to be used. Thereafter the calculation of the required
duty cycles of the switching states, used to generate Vref, is performed. Looking at Figure
5-14, the state vectors, a circular symmetry is noticed. A reference voltage has also been su-
perimposed onto the switching states. The vector Vref is expressed with respect to ma and its
associated angle e. The circular symmetry allows the vector to be rotated back into the first
sector, sector O. The angle e is redefined as angle 8, while the absolute value of Vrefremains
unchanged. The first sector can now be used to calculate the duty cycles for all the sectors in
which the reference vector occurs. Vectors VI, V2 and Vo, seen surrounding sector 0, represent
the state vectors of the relevant sector, while the relevant duty cycles are represented as DJ,
D2 and Do. Identity (5.6) defines that the sum of the three duty cycles should not exceed one
switching period; this also coincides with the discussion on the prevention of over-
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modulation.
~ +D2 +Do = 1 (5.6)
The polar forms of the vectors Vi, V2 and Vo are determined and are as follows:
.Ir
rz: '0Vi =] AND V2= 1·e 3 AND Vo= 0 AND Vref = V .el
Unity switching state vectors are used, in accordance with the identity used in (5.5). Using
(5.7)
the principle of symmetrical PWM switching, shown in Figure 5-13, equation (5.8) is derived.
'0Vi .DI + V2.D2 + Vo .Do = V .el (5.8)
Substituting (5.7) into (5.8) obtains the following:
DI .] +D2 -(cos; + j .sin ; ) = Vref ( cos 0 + j .sin 0) (5.9)
(5.9) is then separated into the real and imaginary components to obtain the following:
Jr
Re : ~ +D2 . cos"3 = Vref . cos 0
Im : D2 . sin Jr = vref . sin 03
Using trigonometric substitution:
1
Re: o,+D2·- = Vref -cos é
2
Im : D2• ~ = Vref -sin é
Representing this in matrix format yields the following:
2 ~[~l=[V"/~'lilJj Do Vref ·smo
o 0
2
From these results and using identity (5.3), where V« is the unity value, it is possible to de-
rive the following equations:
D2 = ma -sin é'
o, =m; .sin(; -0)
Do =1-(~ +D2)
(5.10)
(5.11)
(5.12)
These equations simplify the control algorithms of the controller, reducing the need for
duty cycle calculations in each sector, and freeing up processor resources. With the duty cy-
cles calculated, the switching times can be applied to the switching state vectors surrounding
the sector in which Vrefis located. Using Figure 5-14 as an example, the reference in sector 2
can be modulated by switching the converter into state NPN for the period Dj, state NPP for
the period D2 and states ppp and NNN for the period Do. These states are typically applied
using the symmetrical PWM shown in Figure 5-13.
Further proof of the SVM technique having a higher DC bus utilisation can be seen when
examining Figure 5-15.
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Figure 5-15: Typical SVM Duty Cycle Modulation Functions
The figure illustrates the duty cycle modulation functions for each phase-arm when trying
to modulate three-phase waveforms. Each waveform is representative of the times that each
individual phase-arm is switched. The benefits of SVM modulation are seen in comparing
these waveforms to the duty cycle modulation function of open-loop sinusoidal PWM in
Chapter 2. Three-phase duty cycle functions, when using sinusoidal PWM, yield three sinu-
soidal waveforms with no flattening on their peaks. The flattened peaks of the SVM modula-
tion permit larger output voltages to be modulated, hence better DC bus utilisation [65].
5.2.1.3 DC Bus Unbalance Concerns SSC (Normal SVM)
A significant concern when implementing a multilevel converter is the balancing of the DC
bus capacitors. Unbalance between the capacitors can originate from various conditions,
typically system transients, large load steps and component imperfections. During these con-
ditions, the voltage sharing between the capacitors is uneven. This can lead to switch destruc-
tion if the unbalance becomes too large.
However, analysis has proved that the internal losses within the converter unit lead to self-
balancing of the DC bus capacitors [54]. In other words, the unbalance oscillations seen on
the DC bus are damped by the resistive elements within the converter. Itwas also found that
significant reductions in DC bus oscillations are achieved if the capacitor ratings are designed
according to (5.13) [54].
I
Cp ~ 2 2 (5.13)
LF(J) 1[
Where LF is the filter inductor and (JJ is the angular switching frequency. Using (5.13), a
minimum DC bus capacitance of 1.1 mF is required to enhance the stability. For the SSC
used in the simulation, the DC bus capacitance was 5.28 mF, thus stable operation was ob-
tained.
5.2.1.4 Normal SVM Implementation on the 2-Level Series-Stacked Converter
As mentioned in the beginning of this chapter, the SSC can be switched using various al-
ternative switching techniques; however, the SVM technique was selected for the comparative
study between the two converter control techniques. Re-examining the SSC topology, Figure
5-16, shows that the converter uses 12 switches, six for each of the individual three-phase
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converters stacked upon each other. The SSC structure and capacitors C» and CN ensure that
the switch voltages are not exceeded [10][70]. Using the previously discussed theoretical
derivations for SVM, both converters are switched using the same duty cycles. This tech-
nique will be referred to as normal SVM for the 2-level converter. Sending identical pulses to
both the top and bottom converters results in two individual sets of three-phase sinusoidal
waveforms being generated. Both sets of three-phase waveforms are then recombined in the
isolation transformer, as discussed in Chapter 4 under the heading Waveform Generation.
2Vd
800V
I~ LF•1
Cp
18
4 LFb1
5.28mF
1C4 LFC1
1OOl'H
Vd
CN 5.28mF
Figure 5-16: The 2-Level Series-Stacked Converter
Open-loop SVM simulations on the 2-level SSC are implemented using SIMPLORER®,
the simulation model, details listed in Appendix A. Defining the reference vector, Vrej, in
terms of the modulation index, rna, requires p.u. values to be used. This simplifies the calcu-
lations. Vrejis then rotated through 360°, with step sizes, e, equal to the switching frequency
divided by the fundamental frequency.
The simulated output voltage waveforms, on the secondary side of the transformer, of the
SSC converter model can be seen in Figure 5-17. The multilevel converter parameters for the
simulation are listed in Table 3. From the results it is possible to determine that the equations
derived for the open-loop control of the 2-level series-stacked converter modulate satisfactory
load voltage waveforms with minimal distortion.
130. U"R2"
U·R1·
U"R3·'100.
-100.
-130.-..",.=---,-_-..~ ----....*= ----.-.~ __ ---.~
Figure 5-17: 2-Level Normal SVM 3-Phase Output Voltage Waveforms
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Table 3: SSC Simulation Parameters Using Normal SVM
Components Values
DeBus 840V
Switches Ideal
Filter Inductors 100~H
Filter Capacitors 125 ~F
DC Bus Capacitance 5.28mF
Transformer Ratios 1: 0.619
Load Resistance 1.1 n
Switching Parameters
Modulation Index 0.8
Switching Frequency 6kHz
5.2.2 Interleaved 2-Level Space Vector Modulation Theory
5.2.2.1 The Interleaved Switching Technique
Interleaved switching, first developed for converters operating in parallel [49], is a switch-
ing technique that is used for increasing the effective switching frequency of multiple con-
verters operating as a single unit. The technique is ideally suited for series-stacked convert-
ers. Switches at different levels are isolated from each other by the series-connected bus ca-
pacitors, clamping the DC bus voltages [50][52]. Increasing the effective switching fre-
quency of the converter results in an output waveform with reduced harmonics.
Triangle
-Waveform 1
..- Triangle
Waveform 2
Converter-1
1++--i-If--.-lI----l~I-+-II--+l----lI__II-If+__..... Gating
Pulses
Converter-2
I-'-I+-+--II--+++--I+--+--I--H--+-.... Gating
Pulses
Figure 5-18: Interleaved Switching Concept
The increased effective switching frequency causes the harmonics to appear at higher fre-
quencies [10][49][50][51][52][53][54], i.e. multiples of the effective switching frequency.
The technique is best described by analysing a single-phase example using open-loop SPWM,
like that seen in Figure 5-18.
Implementation of this technique involves the phase shifting of the triangular carrier wave-
forms. The number of carrier waveforms used is typically equal to the number of series-
stacked converter modules. The phase shifting of the carrier waveforms results in a slight
staggering of the gating pulses sent to the same phase-arms of the top and bottom converters,
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creating the overall effect of increased switching frequency.
The magnitude of the required phase shift is determined by the following equation:
n x 2,. x /fund
Bshift= (rads) (5.14)
NXfcarrier
Where: n = cell number (n = 0,1,2 ..,N -1)
N = number of cells
In Figure 5-18, the effect of the phase-shifted carrier can be observed. Delaying the gating
pulses of the second converter for half a switching period results in the reference waveform
becoming larger. The changing reference waveform results in a gating pulse with a longer
duty cycle being sent to the second converter. This property is inherently common to all
forms of interleafing, regardless of the switching scheme or number of converter levels.
Interleafing of 2-level SVM is performed by calculating the duty cycles in the same man-
ner as that of the normal 2-level SVM technique. The variation is that the gating pulses for
one of the converters in the 2-level sse are implemented half a switching period later than
that for the other converter. As expected, the duty cycles will differ slightly, due to the delay
in calculation time, by which time Vref has advanced slightly [70]. The two outputs are once
again combined in the isolation transformer, effectively doubling the switching frequency of
the sse and resulting in an output waveform with a reduced switching ripple. The effect of
the phase shifting using SVM can be seen when considering the duty cycle modulation func-
tion seen in Figure 5-19.
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Figure 5-19: Interleaved SVM Duty Cycle Modulation Functions
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Figure 5-20: Interleaved SVM Duty Cycle Modulation Functions - Magnified
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It is more apparent when considering the magnified portion of Figure 5-19 in Figure 5-20.
Because of the flat peak nature of the SVM modulation function, the interleafing effect is bet-
ter observed on the rising and falling edges of the waveform.
5.2.2.2 DC Bus Unbalance Concerns SSC (Interleaved SVM)
The sse using interleaved SVM is vulnerable to the same unbalance conditions discussed
for the sse using normal SVM. However, a second unbalance mechanism, associated with
the switching harmonics, occurs while using interleaved switching [54]. Further investigation
into this mechanism has shown that the load impedance also plays a role in the unbalance
mechanism. Balancing is thus achieved provided that the load current does not contain har-
monics near twice the switching frequency and multiples thereof. Therefore the switching
frequency chosen is required to be significantly higher than the highest frequency component
of the reference signal and load current. Ensuring these parameters results in the sse, using
interleaved SVM, rebalancing faster than the sse using normal SVM. Studies have shown
that this is due to the increased energy loss in the bus and load resistance as a result of the
second balancing mechanism [54].
5.2.2.3 Interleaved SVM Switching Implementation on the 2-Level Series-Stacked
Converter
The SVM switching technique, described in section 5.2.1.2, has been implemented in SIM-
PLORER® with the phase shifting technique, calculated according to (5.14), in order to
simulate the interleafing of the sse. Two separate reference detectors are used to calculate
the duty cycles and sent to the appropriate switches. The model is listed in Appendix A.
Figure 5-21: 2-Level Normal SVM 3-Phase Output Voltage Waveforms
Using the exact same simulation parameters as stated in Table 3 and the model seen in
Figure 5-16, the simulation generated the load side voltage waveforms seen in Figure 5-21.
The simulated interleaved switching model yields voltage waveforms with considerably less
voltage harmonics, as expected from the theory [10][49][50][51][52][53][54], than the
switched waveforms of the normal SVM switching scheme, seen in Figure 5-17. Further
analysis of the interleaved SVM switching performance will be discussed in the next chapter.
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5.3 The 3-Level Neutral Point Clamped Converter Topology
Basic operation of the NPCC, dealt with in Chapter 3 and displayed in Figure 5-22, high-
lighted that this multilevel converter topology is capable of waveform modulation using three
output voltage levels, while operating at twice the normal converter DC bus voltage. These
capabilities are made possible by the combined operation of the converter's freewheeling di-
odes, DI to D6, and their connection to the capacitors Cp and CN,while modulating an output
waveform. Each switch is thus only exposed to a maximum voltage of Y2Vd• The comple-
mentary switching pairs are SXPI-SXNI and SXN2-SXP2, where x denotes the relevant phase.
The three output voltage levels also result in the reduction of the ripple current flowing
through the filter inductors, making it possible to reduce their required ratings.
Figure 5-22 also shows the converter connected to a three-phase, three-winding trans-
former. This is not necessary as the NPCC can be connected directly to the network; how-
ever, for comparative purposes and to ensure that both topologies have the same loading con-
ditions, the transformer is inserted. Furthermore, the isolation between the AC network, on
the secondary side, and the converter makes it possible to operate using two different earthing
strategies, and thus the centre point, denoted N in Figure 5-22, need not be earthed. More de-
tail on the effect of the transformer and its impact on the filter components is dealt with in the
next chapter.
V 800V
d
Figure 5-22: The 3-Level NPCC
A NPCC disadvantage is the increase in component count, due to the diodes. However,
even though the diodes are associated with extra parasitic components and losses, their cost is
considerably less than the injection transformer and extra filter components seen in the SSC
topology. This transformer-less solution is seen as a major benefit of the topology, especially
if more than three levels are required
5.3.1 The 3-Level SVM Switching Technique
Switching of the 3-level NPCC topology requires a somewhat different approach to the
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switching approach discussed in Chapter 4. The effects of switching in an open-loop unipolar
method prove to be problematic when considering the three-phase model. Interaction be-
tween the phases occurs and complicates the switching technique. This is one of the reasons
why 3-level SVM is considered. Operation in the a-pplane, a previously mentioned property
of the transformation, facilitates the controlling of three-phase quantities without the phase
interaction playing a part.
For the 3-phase NPCC to be able to generate three output voltage levels per phase namely
Vd, lizVd and 0 V, the switches have to be switched in such a manner as to connect the centre
point of the converter, N in Figure 5-22, to the load. This is achieved, in a single phase-arm,
by closing switches SXP2 and SXNl while switches SXPIand SXN2 are kept open, where x is ei-
ther phase A, B or C. The effect of this is that the driving voltage onto the specific phase
load, on the converter side, becomes lizYd. Earthing the converter on the centre point results in
a converter side phase driving voltage of 0 V, hence it being called a zero state. Throughout
this thesis, when switches SXP2 and SXNl are closed, it will be referred to as a zero state. All
the per-phase switching state options are listed in Table 4.
Table 4: Possible Switching States for the A-Phase of a NPC Converter
Switching Switch
State SXPI SXP2 SXNl SXN2
P ON ON OFF OFF
0 OFF ON ON OFF
N OFF OFF ON ON
The suffixes 'P' and 'N' imply that the outputs of each of the phases are either connected
to the positive rail 'P', or the negative rail 'N', or in the case of Figure 5-22 the 0 V rail.
Switching the zero state, '0', permits the freewheeling currents to flow via diodes Dl to D6,
depending on the current direction. Important to note is that while switching a 'P'state in one
phase-arm, the current return path can be through the zero state in one of the other two phase-
arms. So in the three-phase converter topology, freewheeling currents flowing between
phases does not affect the bus capacitors, unlike the case in a single-phase converter, where
the only path is through the DC bus capacitors.
Furthermore, when measuring switching voltages between two phases, it is observed that
the converter is capable of generating five output voltage levels between phases, like those
seen in Figure 5-23.
Using the single-phase states from Table 4 and applying them to a three-phase system, a
typical three-phase switching state would be PNO. This convention applies to each phase-
arm in the order A, Band C. Thus 27 different switching permutations for the three-phase
converter are available, as opposed to the 8 different states used for 2-level SVM. This high
number of switching states makes it necessary to revise the SVM switching technique. Al-
though the basis of the SVM theory remains the same, the extra switching states enable the
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generation of extra switching vectors.
Figure 5-23: Three-Phase NPCC Phase-Phase Switching Voltage
Using these 27 switching states, it is possible to subdivide the vectors generated into four
groups. These are named the large, medium, small and zero state vectors as seen in Table 5.
Table 5: Various Switching State Vectors for 3-Level SVM applied to a NPC Converter
Large Voltage Medium Voltage Upper Small Voltage Lower Small Voltage
Vectors Vectors Vectors Vectors
PNN PON POO ONN
PPN OPN PPO OON
NPN NPO OPO NON
NPP NOP OPP NOO
NNP ONP OOP NNO
PNP PNO POP ONO
The grouping will become apparent once the state switching vectors are discussed. The
zero state vectors are omitted from Table 5 and are simply PPP, 000 and NNN. The small
voltage vectors are further subdivided as upper and lower voltage vectors, depending on
which half of the DC bus they are connected to in that state.
Figure 5-24 Three-Phase Waveforms Positions used for 3-Level Explanation
In order to verify the positioning of the switching state vectors in the a-jJ plane, it is once
again necessary to look at a set of three-phase waveforms that one aims to generate using
SVM, as seen in Figure 5-24. Looking at the large voltage vectors, identified in Table 5, it is
possible to obtain these switching states in the manner seen in Figure 5-25. These large volt-
age vectors are identical to those seen in the 2-level SVM. Using Figure 5-24, the regions of
the various switching states in the three-phase plane can be determined.
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Figure 5-25: Large Voltage Switching States of the 3-Level Converter
By this is meant that for the switching states PNN, for example, the potential waveforms
that can be modulated lie in regions III and IV.
'/2Vd
ov
v_
c.
OPN
'/2Vd c,
ov
Figure 5-26: Medium Voltage Switching States of the 3-Level Converter, States PNO, PON & OPN
The voltages on the star point of the loads are also considered. The maximum voltage
achievable over a single phase-arm's load is 2/3 Vd. This must not be confused with the multi-
plying factor associated with the a-f3 transform; it is merely to show that this state subjects
one of the phases to the largest DC bus value. Using Figure 5-25 it is possible to identify all
the regions in Figure 5-24 in which these states occur. This information is used later when
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generating the vector diagram of the switching vectors in the a-f3plane.
The next set of vectors shown in Table 5 were the medium voltage vectors. There are a to-
tal of six switching states and these can be seen in Figure 5-26 and Figure 5-27. Looking at
Figure 5-26, the medium voltage vector PNO is shown twice. The reason is that state PNO
can have current flowing in both directions in the C-phase. This implies that the switching
state can be used for modulation in regions I, II, III and IV in Figure 5-24, depending on the
current direction.
A second observation is that this state can draw energy from either capacitor Cp or capaci-
tor CN in the DC bus, also depending on the current direction. It is this switching state that
makes the centre point unstable, especially during transient disturbances. The reason for the
neutral point imbalance is the constant drainage of energy from one half of the DC bus for the
duration of two switching regions, seen in Figure 5-24 and in Figure 5-26. However, during
steady state conditions, the average charge/discharge energy through the capacitors is zero
over a fundamental period, a condition that changes during disturbances.
ov,_-,--...J_ -L
V.
NPO
"2Vd C.
OV
V.
NOP
"2Vd
OV
V.
Figure 5-27: Medium Voltage Switching States of the 3-Level Converter, States NPO, NOP & ONP
The last observation for these switching states, in both Figure 5-26 and Figure 5-27, is that
when there is no current flowing in the phase-arm selected in a '0' state, the star point voltage
is %Yd. This indicates that the largest voltage over a load, using this switching state, is typi-
cally %Yd. During the aforementioned states the freewheeling currents flowing in the capaci-
tors cause the neutral point voltage to vary. This has an undesired impact on the amplitudes
of the three-phase voltages being modulated when switching other states. Transforming these
switching states into the a-f3 plane, i.e. using the three-phase values in the regions specified
by Figure 5-26 and Figure 5-27 in Figure 5-24, results in vectors that have a smaller numeri-
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cal value than the large switching vectors, thus the name medium voltage vectors. It is impor-
tant to note that the converter switching states are still under discussion. The voltage vectors
mentioned refer to switching states defined as vectors in the a-f3plane.
Finally the last of the states identified in Table 5 is that of the small voltage vectors. These
are once again divided into the upper small voltage switching states, Figure 5-28, and the
lower small voltage switching states, Figure 5-29.
.BIglmkXI & XII
v.--r-----. .BIglmk VII & VIII
OV ov·-..J__-------'---
Figure 5-28: Upper Small Voltage Switching States of the 3-Level Converter
'/,Vd C '/3Vd
OV OV
.BIglmk V & VI v.~ .BIglmk XI & XII
C
OON
C '/3Vd C '/,vd
OV OV
.BIglmk VII & VIII .BIglmk1& II
ov ov-..J__-...J__-----'---
Figure 5-29: Lower Small Voltage Switching States of the 3-Level Converter
The naming of the upper small voltage vectors is indicative of their connection to the upper
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capacitor cell Cp, seen in Figure 5-28. By switching the converter into state OPP, the load is
only subjected to half the full DC bus value. The subsequent voltages achievable over any of
the phase loads are 1/3Vd. This is exactly half of the magnitude achievable when selecting the
large voltage vectors in Figure 5-25.
In comparison, the two small voltage switching states, the upper and the lower, share a
number of features. The first commonality is that for the state OPP and the state NOO. In
these states the currents flow through the loads in the same direction. This suggests that the
switching states occur in the same regions, verified in Figure 5-24. The largest variation is
that of the current paths. Each of these two states affects different limbs of the DC bus ca-
pacitors. State OPP causes current to flow through Cp, while state NOO causes the current to
flow through CN. Similar to the medium voltage vectors, each of these states has the ability to
destabilise the centre point of the converter. Unlike the medium voltage vectors, the small
vectors occur in the same regions.
Thus during the same region it is possible to draw energy from both Ce and CN. This im-
plies that by toggling between the two small voltage switching states, it is possible to cancel
out the effect on the converter's centre point, a task not possible with the medium voltage
switching states.
Converting these 27 switching states into the two-phase plane is achieved using the a-jJ
transform (5.1) [44][45][46][47]. From the discussions of the various switching states, it is
observed that each of the states has an operating range. These ranges are symmetrical around
a certain axis in the three-phase plane. By substituting the values at these axes into the trans-
form, the switching vectors for these states are obtained, as seen in Figure 5-30.
NPN
Sector 1
OPN PPN
NNP ONP
Sector 4
PNP
Figure 5-30: 3-Level SVM State Vectors
In Figure 5-30 the location of the zero, small, medium and large voltage vectors can clearly
be seen. As was the case for the 2-level SVM, each 600 segment is named, from Sector 0 to
Sector 5. A closer inspection of Sector 0 is seen in Figure 5-31, where each sector is divided
into four regions.
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5.3.1.1 Regional Determination of Vref
Vs
V2
Figure 5-31: Regions and State Vectors within Sector 0 for 3-Level SVM
In each region, the three closest state vectors to that region are used to generate the re-
quired reference vector, Vrej. supplied by the control system. So as the reference vector steps
through each region, the choice of the switching vectors used changes. The reference vector
is once again specified in terms of the modulation index, rna, and the angle, e, the typical sce-
nario seen in Figure 5-32.
Sector 1
NPN CPN PPN
NNP ONP
Sector 4
PNP
Figure 5-32: Referring the Reference Vector back to Sector 0 for 3-Level SVM
As was the case for the 2-level SVM, the circular symmetry of the vectors allow the refer-
ral of V,« and e back to Sector 0, in order to determine the relevant duty cycles. Once again
Vre/s angle, e, is modified to become the angle O. The next step is to calculate in which re-
gion of Sector 0 the vector Vrefresides. Although various methods are used [76][77][78], the
alternative chosen was that using equations that determined the region from the modulation
index, rna, and the modified angle, 8.
Figure 5-33 is used to determine the relevant equations for region determination. The large
voltage vectors are chosen to have a unity length, i.e. the size of the DC bus value. Using p.u.
values, the maximum obtainable value for the medium voltage vector is ..J3/z, also shown in the
2-level SVM explanations. The maximum small voltage vector length now becomes Yl. Us-
ing these identities, it is also possible to determine the maximum output voltage in the three-
phase plane.
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1 a
Figure 5-33: Vector Lengths for Sector 0, used throughout 3-Level SVM Theory
In preventing the converter from over modulation, i.e. trying to modulate a voltage for
longer than the allotted switching period [68], the maximum vector length is -.J3h p.u. Since
p.u. values move in and out of the Clarke Transform unaffected, the maximum AC voltage
that can be modulated using SVM is -.J3/2Vd.
With the size and angle of Vref changing according to the controller's requirements, it is
necessary to mathematically determine the region boundaries. Determining the boundary for
Region 1 is achieved by defining the line a-c in Figure 5-33 with respect to ma and 8. The
function for line a-c defined on the a and f3 plane is:
jJ = -jj. a+ jj
2
Converting this into polar form yields the following:
rLo=a+ j.jJ
:. jJ = r·sino AND a = coso
r .sin0 = -jj. (r .cos0) + jj
2
r.(sino +jj .coso) = ~
Using the identities:
re 1cos-=-
3 2
AND
. re jj
sm-=-
3 2
The following is achieved:
2r .(L sin0 + jj .cos0) = jj
2 2 2
2 (
re. s: . re s:) jjr· cos-·smu +sm-·cosu =-
3 3 2
r .sin(0 + ; ) = ~
From the 2-level SVM theory the following was proved:
V.if=m ·jj·v.dre a 2
Vd is set as the unity value as seen in Figure 5-33.
(5.15)
(5.16)
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(5.17)
Substituting (5.17) into (5.15) yields:
2·ma .sin( ~ +8) = 1
Since the reference has to be smaller than the boundary line a-c for it to fall into Region 1,
the following formula is derived:
2·ma .sin( ~ +8) <1
In Region 2 of Figure 5-33, using the boundary line b-e, the following boundary equation
for the region was obtained:
2· ma . sin (~ - 8 ) > 1 for the boundary line function jJ =Jj.a - ~
While the boundary equation for Region 4 was derived as:
2· ma . sin 8 > 1 for the boundary line function jJ = Jj
4
For all other conditions, where the reference vector does not comply with the derived equa-
tions, the vector is assumed to be in Region 3.
The procedure followed is thus first locating the sector in which Vre[ appears, referring it
back to Sector 0, then subjecting Vre[, using its ma and angle 8, to the equations below in order
to determine its region.
Reference is in Region 1 if: 2· ma . sin (~ + 8 ) < 1
Reference is in Region 2 if: 2·ma .sin( ~ -8) > 1
(5.18)
(5.19)
Reference is in Region 4 if: 2· ma . sin 8 > 1 (5.20)
Reference is in Region 3 if: None of the above equations are satisfied (5.21)
With the regional location determined, duty cycles for the switching states, within the
specified region, need to be calculated.
5.3.1.2 Duty Cycle Calculations for 3-Level SVM
Once again it is necessary to consider the different regions within Sector 0, seen in Figure
5-34. The placing of the vectors in Figure 5-34 are an important observation, since they are
used in the formulation of numerous duty cycle equations in the section that follows. Inspec-
tion of each region shows the presence of the three duty period components that make up the
full switching period, displayed in equation (5.22). This condition is used in the calculations
of all relevant duty cycles, in all four regions.
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Figure 5-34: Vector and Duty Cycle Placement, used throughout 3-Level SVM Theory
Da +Db +De = I (5.22)
Also of relevance is the definition of the reference vector, its polar format defined as:
rL8 = r.( cos é + jsin8) (5.23)
Furthermore it was seen in the normal 2-level SVM theory that the reference vector, Vref,
can be represented as a p.u. value and can be represented as the following:
'0 Jj ( )V,r=V·eJ with V=-·m 5.24re) 2 a
For all the formulas derived for the four regions, the following standard trigonometric
identities are extensively used.
sin tr = Jj AND sin tr =.!..
3 2 6 2
trI trJj
cos-=- AND cos-=-
3 2 6 2
(5.25)
Using the above identities and formulae, the duty cycles for each region can be calculated.
5.3.1.2.1 Derivation of the Duty Cycle Formulae for Region 1
Each region within Figure 5-34 has a unique equation used to replicate the given Vref sup-
plied from the control system. These equations are derived from Figure 5-34 and identity
(5.22), and can be represented as follows:
Vo .o, +fJ .o, +v4 .o, = vref (5.26)
In Region 1 the vector lengths of equation (5.26) have the following values, obtained from
the per unit values seen in Figure 5-33.
1 I j!!_
Vo =0 AND fJ =- AND V4 =-·e 3
2 2
Using (5.23) and (5.26) the following solution is obtained:
.!...Da +.!..(cos tr+ jsin tr) .o, = V.( cos é + jsin 8)
2 2 3 3
Separating these values into their real and imaginary components and applying the identi-
ties in (5.25) to these real and imaginary values yields the following:
Re: .!...D +.!.. = V cos 8 AND Im : Jj. D = V sin 8
2 a 4 4 e
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A matrix can then be constructed using the real and imaginary parts of the above solution
and (5.26). The matrix is as follows:
o
2 4
o 0 ../3
(5.27)
4
Solving the equation with the least unknowns, and substituting identity (5.24) into that
equation, a formula for the duty cycle D; is obtained.
Dc = 2ma -sin é (5.28)
Equation (5.28) is then used to solve Da, and is substituted into the second row of the ma-
trix in (5.27). It yields the following:
~Da =v-(coso- ~sino)
Using the standard trigonometric identities in (5.25) and the Sine rule, the equation can be
simplified as follows:
Da = V -( 2coso - ]3sino)
= ~ V{ ~cOso-~sino)
=~v.sin(~-o)
Once again applying (5.24) the following is obtained:
Da = 2 'ma .sin( ~ -0) (5.29)
Applying the solutions from (5.28) and (5.29) into the matrix (5.27) gives rise to the solu-
tion below. Db is simplified using the trigonometric identities from (5.25) and the Sine rule.
Db = l-_i_V .(../3 coso -.!..sino)-_i_vsino../3 2 2 ../3
:. Db = 1- ~ V .sin(~ + 0 )
Finally using (5.24) the following equation is derived:
Db = 1- 2 .ma .sin (~ +0)
In conclusion, the duty cycle formulas for Region 1, represented in terms of ma and 8, is
expressed as follows:
D = 2·m .sin(7r -0)a a 3
Db = 1- 2·ma .sin (~ + 0 )
(5.30)
(5.31)
(5.32)
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Similarly, for the other three regions, Regions 2 to 4, equations for their duty cycles are
formulated, using the same process as used for Region 1. The process of solving these duty
cycles is discussed in detail in Appendix B. Determining of the duty cycles for Regions 2 to 4
is more complex than that of Region 1, and Gaussian elimination is used to simplify the ma-
trices. The duty cycle equations are summarised as the following:
5.3.1.2.2 Duty Cycle Formulae for Region 2
Vi .o, +v3 .o, +v2 .o, = Vref
Using (5.33) the following equations can be determined:
D = 2-2·m ,sin(" +8)a a 3
(5.33)
(5.34)
(5.35)
D = 2·m ,sin(" -8)-1c a 3 (5.36)
5.3.1.2.3 Duty Cycle Formulae for Region 3
Vi .o, +V3 .o, +V4 .o, = vref
Using (5.37) the following equations can be determined:
(5.37)
(5.38)
Db = 2·ma .sin ( 8 + ~ )-1
Dc = 2·ma . sin( 8 - ~ ) + 1
(5.39)
(5.40)
5.3.1.2.4 Duty Cycle Formulae for Region 4
Vs .o, +V3 .o, +V4 .o, = vref
Using (5.41) the following equations can be determined:
(5.41)
(5.42)
(5.43)
o, = z-a-»; .sin( ~ +8) (5.44)
Using these formulae, in conjunction with the equation for sector and region determination,
3-level SVM can finally be implemented on the NPCC converter topology, seen in Figure
5-22. Using Figure 5-35 as an example, the process of modulating the reference vector in
Sector 2 can be summarised as follows. The first step is the determination of the angle e.
Thereafter e is rotated back to Sector 0 and 0 is calculated. The region in which the reference
vector is located, in Figure 5-35, is found to be Region 4, and this is verified by equation
(5.20). The duty cycles are then calculated using equations (5.42) to (5.44).
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NPN Sector 1OPH PPN
NPP
NNP ONP
Sector4
PNP
Figure 5-35: 3-level SVM - Sector 2 - Region 4 - Switching States
Using the switch selection of Sector 2 - Region 4, also illustrated in Figure 5-35, the duty
cycles can be implemented. For this example the switching sequence would be as follows:
OPP~NPP~NPO. Equation (5.42) is used to calculate the conduction time for switch state
OPP, (5.43) for state NPO and (5.44) for NPP. The sequence chosen within a region is that of
the smallest switching vector first and thereafter the large switching vector and finally the
medium vector. The sequence is chosen to ensure that the smallest number of state changes
occur during switching, thereby reducing the switching harmonics. Previous investigations
into the natural balancing of the NPCC verified that this switching sequence produced the
least amount of switching harmonics and most stable operation [75]. Furthermore, the small
switching vectors are also alternated, ensuring the smallest impact on the DC bus capacitors
during the use of the small voltage vector switching states. Typically the switching state
within Region 4 would be NOO~NPO~NPP.
The associated duty cycle modulation functions of the 3-level SVM switching technique
are seen in Figure 5-36. The symmetry ofthe duty cycle functions is clearly seen.
3·Level 3-Phase NPCC Duty Cycles
Figure 5-36: Typical 3-Level SVM Duty Cycle Modulation Functions
A closer inspection is seen in Figure 5-37 where the output to the B-phase is shown ex-
clusively. The three outputs shown are the outputs for each individual state, namely the 'P'
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state, 'N'state and the '0' state.
3 Level SVM Duty Cycl.s B-Phas. (8kHz)
,,----,------,-----,------'--:,------,-----'----,------,--------, U"R2"
o B1
~O(IU~"n~~r_r--1I~~~~~-~~~-,-r_T_~~~~_=~DBn
O=BO
T
Figure 5-37: 3-Level SVM Duty Cycle Modulation Function - B-Phase
The '0' state is also offset by 200IlS. Closer inspection of the functions shows what ap-
pears to be a maximum 'ON' time of 1661ls, clearly observed in the 'P' and 'N' states. This
implies that the B-phase switch is kept in this position for a full switching period. During the
next switching period, the switch state stays constant for only a portion of the switching pe-
riod and then changes state. This is attributed to the switching sequence chosen, where
switches are required to maintain their status for longer than the 1661ls switching period. This
condition can also be viewed in the simulation model state machines found in Appendix A.
InFigure 5-37 the typical modulated B-phase waveform is also superimposed on the figure, to
show its relevant phase positioning" The 'P'state modulation period coincides with the posi-
tive half of the waveform, while the 'N'state modulation coincides with the negative half of
the waveform.
5.3.2 Balancing concerns of the NPCC
Unbalancing implies that the two DC bus capacitors fail to share the DC bus voltage
evenly. This results in unstable operation, as the waveforms cannot be modulated evenly.
For the NPCC, unbalancing is a result of current flowing back up the neutral path, through
either capacitor C» or CN [55], whist using medium and small voltage switching vectors.
Even with the average neutral point current being zero and with stable DC bus voltages, equal
sharing of the voltages by the capacitors is not guaranteed. System transients, large load
steps, component imperfection and operation at high modulation indices influence the balanc-
ing. Alternatively, during steady state operation, the capacitor voltages are influenced by the
output filter and load, as well as switching functions derived from the converter switch states
[56].
It has also been proven that switching the medium voltage vector results in unbalance,
since positive and negative small voltage vectors can be switched alternately, cancelling out
their effect on the capacitor. The medium voltage vector has no negative state.
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A frequency component, occurring at half the converter switching frequency, is also asso-
ciated with the NPCC [56]. lts presence is attributed to the switching vector selection used in
the 3-level SVM, an important consideration for reducing the unbalance. The frequency
component's origin is best understood by noting that a switching frequency variation occurs
when using 3-level SVM. This is because of the sequence used when switching between
positive small vectors and negative small vectors. For example, when switching at 6 kHz in
Sector 1, Region 4, and using a positive small voltage vector, the following sequence is used:
PPO~PPN~PON. This is done so that only one IGBT is switched during each step, reduc-
ing the switching harmonics. Toggling to the negative small voltage vector results in the next
sequence chosen to be OON~PON~PPN. The net effect on the A and C-phase IGBTs is
that they only change state every second switching period. Therefore these switches operate
at a switching frequency of 3 kHz while the B-phase IGBT operates at 6 kHz during this re-
gion. When the reference moves to the next region, the sequence and switch operating fre-
quencies change. During this sequence, the cancelling effect of the small switching vectors is
observed, while the impact of the medium switching vector, having no negative state, is also
apparent.
Although the NPCC possesses natural balancing mechanisms, caused by system losses, the
balancing can be improved by making use of a balance booster. The balance booster, con-
nected over the load, consists of a series capacitor-inductor connection that acts as a band pass
filter, providing a low impedance path for the harmonic occurring at half the switching fre-
quency. The balance booster was, however, not used in the comparative studies of this thesis,
since it. is not required for operation of the SSC.
5.3.3 3-1evel SVM Implementation on the NPC Converter
Applying the 3-Level SVM to the converter model to evaluate its performance is the next
required step. The simulation model, details of which are to be found in Appendix A, was
implemented on a3-level NPCC topology like that seen in Figure 5-38.
V 800V
d
Figure 5-38: The 3-Level Neutral Point Clamped Converter
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Re-examination of the topology shows that the converter uses 12 switches, 4 per phase-
arm, to obtain the three output voltage levels per phase. The only unnecessary portion of the
model is that of the transformer, but to minimise the comparative differences between the
SSC and NPCC the transformer is added.
Using the gating pulses, created using the 3-level SVM theory investigated in the previous
section, the converter operation was simulated using SIMPLORER® and the simulation pa-
rameters seen in Table 6. The parameters are identical, with the exception that the filter in-
ductance is double that of the SSC simulation model. The transformer ratio is modified to
compensate for the increased input voltage. Terminal connections on the primary side are
changed from a 3-winding transformer, used in the SSC, to a 2-winding transformer, seen in
Figure 5-38.
The output voltages are identical to those of the SSC. This is necessary since the NPCC
output is twice the size of the individual converter units of the SSC.
Table 6: sse Simulation Parameters Using Normal SVM
Components Values
DC Bus
Switches
Filter Inductors
Filter Capacitors
Transformer Ratios
Load Resistance
Switching Parameters
Modulation Index
840V
Ideal
200 J.lH
125 J.lF
I: 0.309
un
0.8
Switching Frequency 6 kHz
Using a reference vector with a ma ofO.8 p.u. and rotating it through 3600 using 120 steps,
simulates the 6 kHz switching frequency modulating the 50 Hz fundamental. Applying the
switch selection process previously discussed results in the simulation output waveforms seen
in Figure 5-39.
U"R3"
U"R2"
~-f--.--J!'----+-----","--+---~-+----+"'--~-- U"Rl"
-100.0--
-130.o·\v60"'.oo..m-._.L_----=,-h---_L_-~h------j--=-±.---------'---=80~.oo~m T
Figure 5-39: 3-Level SVM 3-Phase Output Voltage Waveforms
The waveforms of the simulation yield good quality three-phase voltage waveforms with
limited waveform distortion. The distortion is attributed to the switching sequences encoun-
tered at the sector boundaries. During these changeover states, more than one switch state
usually has to change state. This results in increased switching harmonics and can lead to in-
stability, if the wrong sequence is chosen.
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5.4 Benefit of P.U. Reference Values
The benefit of using a reference value, Vref, as a p.U. value for all the control strategies be-
comes apparent when considering the benefit of using SVM. SVM has the unique character-
istic in that the values in the a-~ plane are totally de-coupled. This permits the individual
control of either of the quantities. A required reference value can thus be chosen in the three-
phase plane and be transformed into the a-~ plane, and two separate de-coupled a-~ values
are generated. Furthermore, the resultant waveforms generated, the counter Emf, using the
SVM technique, can be measured and the error between the required a-~ values and the
measured a-~ values can be compensated for.
A wide variety of compensation strategies now present themselves as possible solutions.
One alternative is that of using a predictive current controller within the a-~ plane. The tech-
nique was originally designed for operation of de-coupled and bipolar operating converters
[72]. Looking at Figure 5-40, it is possible to regulate the individual a-~ current values by
using the predictive current control technique.
--+
la
--+
If3 ,.-- ------
Measured System: + :
Counter emf In: V :
(Transformed) : : U f3 emf I
13 - Component ~ _)
/-- ------
Measured System: + :
Counter emf In: I
(Transformed) : : U Va emf :
a -Component ~ )
Figure 5-40: Individual Control of Currents Within the a-13 Plane
Using the models in Figure 5-40 and the equations in (5.45) it is possible to create a current
controller. This is obtained by the measurement of the error in the current magnitude (ia Refer-
ence - ia Measured),which in tum provides information as to the size of the required dia.
dia dip (5 45)Vainy-L--Vaemf =0 AND Vplny-L--Vpemf =0 .
dt dt
Alternatively, the technique proposed by Akagi [43] offers the ability to control the instan-
taneous reactive power, a characteristic desired when performing shunt compensation. The
technique uses the set of equations below to determine the instantaneous active and reactive a
and ~ currents.
a - axis inst. active current: iap = 2 ea 2' P
ea +ep
-ep
a - axis inst. reactive current: iaq = 2 2 . q
ea +ep
fJ - axis inst. active current: ipp = 2 ep 2' P
ea +ep
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eJJ - axis inst. reactive current: ipq = 2 a 2' q
ea +ep
Where pand q are the instantaneous active and reactive power elements of the measured
output and e the instantaneous voltage. Regulation of the instantaneous reactive currents
permits reactive power to be compensated for. This is typically performed during shunt com-
pensation.
Using these, two of a number of possibilities, it is possible to generate reference values in
p.u. form and thus apply them to both converter topologies. Both topologies can thus use the
same control strategy, which supplies the reference value to the necessary switching tech-
nique, 2-level or 3-level SVM. Using current regulators, both converters can be operated in
the inverting and rectifying modes. It is the converters' capability to perform either of these
functions on demand that makes them suitable for power quality mitigation and modification
functions, like those discussed in Chapter3.
5.5 Chapter Summary
This chapter discussed the SSC and NPCC topology considerations when implementing
Space Vector Modulation. A broader understanding of the various switching states, and the
associated effects, for both topologies is obtained. Formulae for both 2 and 3-level SVM
switching schemes have derived and evaluated, using simulation models the duty cycles have
been calculated with the aforementioned formulae. Discussions on DC bus unbalance con-
cerns for both topologies were discussed, with the NPCC proving to be the most affected to-
pology. The benefit of using a reference vector, that is specified in terms of the modulation
index, rna, and an angle, (J, for both topologies and switching schemes, is shown. The next
step is to obtain practical converter measurements in order to compare them with the current
simulation models.
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6.1 Introduction
This chapter investigates the practical operation of the SSC and the NPCC. A brief over-
view of the practical converter, its construction and the control devices used is performed.
Thereafter the basic operation is investigated, essentially to provide information of the switch-
ing operation, behaviour and topological characteristics. More detailed analysis is performed
on the various topological modulation capabilities, identifying beneficial characteristics, and
quality of the waveforms, while using open-loop control and switching into a resistive load.
Open-loop control is opted for, since closed-loop control will suppress any phenomena asso-
ciated with either of the topologies and their switching techniques. Finally the impact of each
of the topologies on various essential components within the converter is analysed, in order to
determine trends and basic design guidelines.
6.2 Practical Converter Construction
Accurate comparisons require that both topologies are not only subjected to the identical
loading conditions, but should also be constructed in a similar manner. This ensures that
parasitic component effects and losses occurring in the converter are experienced by both to-
pologies. This resulted in one re-configurable converter structure being built. To further limit
expenses, components from previous projects were used in the construction of the converter.
Table 7: Re-Configurable Converter Components
Component Ratings In System Description
12IGBTs (SXWSXN2) 1200 V 1400A POWEREX - PM400HSA120
6 Freewheeling Diodes (DI-D6) 1200 V I 300 A SEMIKRON - SKMD 150F
40 DC Bus Capacitors (Cp) 5.28 mP L.C.R. - 3300 J.lF,450 V Each
40 DC Bus Capacitors (CN) 5.28 mP L.C.R. - 3300 J.lF,450 V Each
2 Filter Inductors (SSC) 100 J.lHI 400A 3<1>- Laminated Steel Core
1 Filter Inductor (NPCC) 200 J.lHI 400 A 3<1>- Laminated Steel Core
2x30 3<1>Filter Capacitors (CFX) 125 J.lF AFCAP - C.V.T. 440 V, 5 J.lFEach
6 Isolation Transformers 140:140:140:260 V I 24.2 kVA l-Phase 4-Winding - Laminated Steel
Transformer Ratios (SSC) 1: 1: 0.619 (3-Winding) Paralleled Input & Output
Transformer Ratios (NPCC) 1: 0.309 (2-Winding) Series Input, Parallel Output
Isolated Power Supplies 3 kV Isolation I 20 kHz Provides Supply for Gate Drives
Isolated Gate Drives Optical Interface Gate Receive I Error Feedback
Snubbers Clamps at 730 V Diode I Capacitor I Resistor I Tranzorb
PEC31 Controller 50 MHz DSP & FPGA In-House Developed Controller
PEC Optical Board Fibre Optic Optical Transmit & Receive Board
A list of the various components on the re-configurable converter and a brief description is
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tabulated in Table 7. Originally designed to operate at approximately 300 A, the unit was de-
rated to accommodate the available isolation transformers, whose voltage and power ratings
would have been exceeded. Re-configuration, being the primary objective, results in large
parasitic components within the converter. Although undesired, the impact is tolerable in the
comparison of the topologies. This ensures that comparative measurements are not affected
by more efficient converter designs.
The inductor values chosen also warrant further discussion. This, however, requires that
the isolation transformers be discussed first. It should also be noted that the transformer pri-
mary refers to the connections on the converter side and the secondary refers to the load side.
Each transformer unit consists of 3 primary 140 V windings and 1 secondary 260 V winding.
In order to operate at an 800 V DC bus, the primary windings in the SSC are required to ex-
ceed 400 V at least. This is achieved by connecting the three 140 V primary windings of each
individual transformer in series.
sse
640V
Figure 6-1: SSC and NPCC Per Phase Transformer Connections
Two isolation transformers, connected like those seen for the SSC in Figure 6-1, are used
per phase when configured as an SSC. The secondary is paralleled to the load, yielding the
1:1:0.619 turns ratio. For the NPCC, each primary winding is required to be 800 V. The pri-
maries of the two isolation transformers are externally connected like those seen in Figure 6-1
for the NPCC. This results in a 1:0.309 turns ratio. Looking back into the transformer from
the secondary, the inductor values are required to have the same impedance reflected on the
secondary. The combination of the parallel inductors and the transformer winding ratio re-
sults in the SSC requiring the two 100 !J.Hinductors, as opposed to the single 200 !J.Hinductor
for the NPCC.
The filter capacitors were originally selected to operate on the transformer's primary side.
However, more information on the switching techniques is obtained while they are connected
on the secondary side of the transformer. Secondary connection and in conjunction with the
reflected primary filter inductance, they form a low-pass filter with a cut-off frequency of
3.258 kHz. This frequency was higher than planned for, but this value was kept since the
switching frequency of both the SSC and the NPCC was selected as 6 kHz and identical oper-
ating conditions were the key.
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6.2.1 Re-Configurable Converter Structure
(A)SSC (B) NPCC
Figure 6-2: Practical Converter Configurations
The constructed converter, connected in both sse and NPee configurations, is seen in
Figure 6-2. The switches and their heatsinks are mounted flat on top of the De bus capaci-
tors, while the filter components are mounted below the De bus. Evident in the foreground
are the isolation transformers supplying the load resistors.
A close-up view of the sse is seen in Figure 6-3, where the two three-phase modules are
identified and the De bus capacitors are seen mounted below the switches.
Figure 6-3: Practical SSC Configuration
A close-up view of the NPee is seen in Figure 6-4. The two blocks identify the four
switches and two diodes making up one phase-arm. Also seen is the neutral or De centre
point connection extending out from the centre of the structure.
Figure 6-4: Practical NPCC Configuration
Views of the various components, required for operation and protection of the switches for
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both topologies, are seen in Figure 6-5 and Figure 6-6. InFigure 6-5 the various components
on the three-phase converter module are identified.
Figure 6-5: Single SSC Module with Components Identified
The isolated power supply and gate drives, specified in Table 7, are identified in the figure.
A high-frequency supply is electrically isolated (3 kV) via the ferrite toroidal transformer seen
on the PCB board. On the secondary side the high-frequency supply is rectified and regulated
to a DC voltage of 15 V, used to power the gates of the IGBTs and supply the optical transmit
and receive packages on the PCB. Over-current conditions are detected by the intelligent
switch modules and an error signal is sent back to the controller via fibre optic cable. The
gating signals are also received via fibre optic, ensuring that system noise does not result in
incorrect operation. The over-voltage snubbers, also seen in the figure, are connected be-
tween the collector and emitter of the IGBT. They prevent over-voltage spikes from damag-
ing the switches. More of their operation is discussed later in this chapter. A single phase-
arm and the DC bus polarity are also identified in the figure.
Figure 6-6: NPCC Phase-Arm with Components Identified
In Figure 6-6, a complete phase-arm is identified, made up of four switches and two free-
wheeling diodes. The neutral point, connecting the diodes to the capacitor centre point is also
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seen running between the IGBT heatsinks and out towards the top of the picture. The relative
DC bus polarities are also indicated.
6.2.2 Converter Control
An in-house developed DSPIFPGA based controller known as the PEC31 controls the re-
configurable converter. It is equipped with a DSP, an FPGA, onboard RAM, analog to digital
converters (AID), a digital to analog converter (DIA) and numerous configurable input and
output pins. The AIDs are used for measurements, while the DIAs enable digital values and
commands to be written out as an analog value. The DSP is tasked with analysing measure-
ments and states, calculating the relevant duty cycles and sending them to the FPGA. The
FPGA executes the commands to the converter, adding the necessary dead time to the gating
pulses. Dead time is defined as the time between switching off one switch and sending the
gating pulse to its complementary switch. This is done to prevent the switches short-
circuiting the DC bus.
The PEC31 controller also interfaces with a debug box, allowing messages and measure-
ments to be written to an LCD, while receiving push button inputs from the same box. The
PWM signals, calculated for the relevant switches, are sent to an optical interface board,
where the electrical signals are converted into optical signals and sent optically to the con-
verter switches. The optical board is also responsible for converting received optical error
signals into electrical signals and sending them back to the PEC31 controller. The PEC31 and
optical board are shown in Figure 6-7.
~%
..
-----
-
Figure 6-7: PEC3} Controller and Optical Interface Board
The converter switching code, written in C, is downloaded to the controller via a computer
parallel port. The relevant codes for normal, interleaved and 3-Level SVM are listed in Ap-
pendix C. The control code for the PEC31 makes use of a number of pre-written header files,
written to aid the user. Operation of the NPCC using 3-level SVM requires a different FPGA
routine to be used as the gating pulses are generated differently. The routine is listed in Ap-
pendix D. Using the PEC31 controller and the relevant codes and routines listed in the ap-
97
Stellenbosch University http://scholar.sun.ac.za
Practical Topology Comparisons
pendices the converter is switched using the parameters set out in Table 8
Table 8: Practical Converter Operation Parameters
Parameters SSC Values NPCC Values
DC Voltage
Modulation index
Load resistance
Switching frequency
Switching technique
800 V
0.8
1.8 Q (M), 1.64 Q (BeI», 1.8 Q (Cel»
6 kHz
Normal and Interleaved SVM
800V
0.8
1.8 Q (M), 1.64 Q (BeI», 1.8 Q (Cel»
6kHz
3-Level SVM
6.3 Measurement of IGBT Operation
6.3.1 Investigation Criterion
The aim of this investigation is to gain insight into the operational behaviour of the switch-
ing within the NPCC and SSC topologies. Concerns are the overshoot on the IGBT switches
and transient behaviour during switching. Investigation of the overshoot in switch voltage is
performed to determine the magnitude of the parasitic inductive elements that occur between
the DC bus and the switches. These parasitic impedances are particularly troublesome as they
can lead to destruction of the switches. With the same converter unit being re-configured for
both the SSC and NPCC, the parasitic components are expected to be the same.
To evaluate the effectiveness of the snubber used, a simulation was performed of a switch
operating with the snubber excluded and thereafter included. The simulation uses a switch
model whose characteristics are based on the data obtained from the IGBT datasheets and
simulation package information on the modelling requirements. The simulation model of the
switch, along with its switch tum-on and output characteristics, is seen in Figure 6-8. Also
displayed is the snubber circuit and its component values.
Switch Output Characteristic Switch Tum-On Characteristic
OOOA ,------,------,-----.-----, 'c
Snubber Circuit
2.tkA
I jj
I ) I
I JlI
I /' I
'c
·w 0 tV 'lV lY VeE
------------ ,,,,,,,
I
I
I
,.....
'.OkA
......
•.o.Ookn. 3.lm. 1S.7m. 10.Oma U.Sm. T
Figure 6-8: Simulation IGBT Switch Model and Snubber Circuit (IGBT Characteristics Included)
Figure 6-9(A) shows switch operation without a snubber for a parasitic inductance of
900 nH. The voltage overshoot is slightly larger than 1200 V. The mechanism causing this
effect is as follows. As the switch turns off, it continues to conduct until it has reached the
DC bus voltage, point A in Figure 6-9(A). Thereafter the current starts to decay, the energy
stored in the parasitic inductive elements delaying the action. This di/dt and the parasitic im-
pedance result in the voltage spike over the switch. The disturbance in the voltage and current
waveforms, seen in period B in Figure 6-9(A), is a result of oscillation that occurs between
the parasitic inductance and the collector-emitter capacitance of the IGBT, modelled as 10 nF.
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This condition is highly undesirable since the IGBT voltage ratings are 1200 Y, and switch
destruction will occur.
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Figure 6-9: Simulated Voltage Overshoot
(B) With Snubber
The snubber performs voltage clamping by making use of a diode, a capacitor, a resistor
and a tranzorb. As the voltage of the spike exceeds the capacitor voltage, the diode is forward
biased and the energy causing the spike is dissipated into the capacitor. The tranzorb, selected
to start conducting at 740 V, is placed in parallel with the capacitor. As the capacitor voltage
rating exceeds the tranzorb's conduction setting, the capacitor discharges through the resistor
into the tranzorb, dissipating the energy of the spike. As the voltage drops to the conduction
level of the tranzorb, the current through the resistor ceases to flow. Snubber operation, seen
in Figure 6-9(B), indicates marker C as the point at which the energy of the overshoot is dis-
sipated. Snubbers were thus fitted to the switches of the re-configurable converter, in order to
prevent any destruction as a result of voltage overshoot.
The second part of the investigation involves the switch behaviour during operation. For
this investigation, each topology is investigated separately.
6.3.2 Switching behaviour for the sse
~~"",,!,,,....J;:;::;:jI;:::;:;:;:;:;::r:;::;::;::;:;::;::;:;:;J..,.....,.... ................, 6.: 755 V
~: 750 V
Ch2 High
410 V
ov-'------''----'----'
Scale:
ChI: 50A/I0mV Division iifï9-:-ïO%--------------------------------------------~~~--Measuring Point Measured Value 11 Jul 20030]:21:16Description
ISWITCH
V SWITCH
Channel on Scope
CcPSwitch Current
Current through Switch SCPI
Ch2
ChI
Figure 6-10: Switch Behaviour and Measurement Points for the SSC (Switch Sc PI)
Measurements recorded, in Figure 6-10, of the voltage and current waveforms show a
switch overshoot of 410 Y, a dl time of 200 ns and a switched current of 50 A, equating to a
value of 1.15 f.!H for the parasitic inductance. This approximates to about 57 nH/cm, the
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length of the conductor connecting the DC bus capacitors to the IGBTs. The oscillations be-
tween the parasitic inductances and the collector-emitter capacitance are clearly visible. In
Figure 6-11, the operation of the switches during modulation can be seen. Also evident in
Figure 6-11(A) are the voltage spikes seen over the switch while it is open. Some of the volt-
age spikes, experienced by all the open switches, are attributed to switches opening in other
phase-arms.
6: 7$5 V
Ii!>: 750 V
cnz High
410 V
18 Jul 2003
iilll.:i·Ó··%·· 03:31:37
(A) ChI Scale: 50A/I0mV Division
565 V
570 V
cnz Max
665 V
eh2 High
405 V
Chi High
400l'V
18 Jul 2003
ii[iUiOO·%· 06:31:07
(B) ChI Scale: 50A/I0mV Division
Figure 6-11: Switching of the SSC (Switch Sc PI)
Voltage spikes, seen in Figure 6-11(B), are also caused during switch-on. The disturbance
is caused by oscillations occurring between the switch, turning on, and the freewheeling diode
of its complementary pair trying to switch off. The switch-on current oscillates between the
collector emitter capacitance and the diode's parasitic components. Using single switches, as
was the case for the re-configurable converter, results in these parasitic elements being pre-
sent between the top and bottom switches. This is remedied by using IGBT packages with
dual switches. Other observations are the switching periods, for the SSC, being 166 us,
6.3.3 Switching behaviour for the NPCC
OV~--~~--~~--~~
Scale:
Ch3 & Ch4: 50A/I0mV Division
Measuring Point Measured Value
Chi Max
515 V
eh3 High
14.4mV
Ch2 Mln
-420 V
Ch4 High
12.2mV
28 Aug 2003
07:21:35
VSCPI
ISCPI
Channel on Scope Description
Vos
los
Ch I
Ch2
Ch 3
Ch4
Voltage over Switch SCPI
Current through Switch SCPI
Voltage over Diode Ds
Current through Diode Ds
Figure 6-12: Switch Behaviour and Measurement Points for the NPCC (Switch SCPI & Diode Ds)
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For the NPCC, similar parasitic inductance values causing switch voltage overshoot were
measured and recorded in Figure 6-12. The measured value was 1.2 f.lH, with the approxi-
mated inductance per cm calculated as 60 nH/cm. Diode Ds's voltage and current waveforms
were measured. The polarity of the diode voltage measurement is swopped for these tests.
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565 V
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12.8rnV
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Figure 6-13: Switching of the NPCC (Switch SCPI and Diode Ds)
Also observed are the oscillations in the switch voltage and current waveforms, expected
switch behaviour, as previously discussed. The interaction between switch SC PI and diode Ds
is seen in Figure 6-13(A&B). The currents show that as switch SC PI is turned off, the diode
DS becomes forward biased and starts to conduct, creating the required freewheeling current
path. As switch SC PI switches on, the diode switches off, resulting in a similar voltage over-
shoot over the diode. This implies that the diode also requires a snubber, where parasitic
components are high. lts parasitic path exists between the DC neutral point and its anode. It
is thus essential that the freewheeling diodes be placed as close as possible to their relative
phase-arms and the centre point of the DC bus.
c
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Figure 6-14: Switch Behaviour and Measurement Points for the NPCC (Switch SCP2 & Diode Ds)
An alternative observation is the 332 us switching period for switch SC PI, indicating that
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its switch state stays the same for two switching periods.
Measuring the voltage and current waveforms over switch SCP2 is also required, to observe
its turning-off behaviour. Measurements are recorded in Figure 6-14. The overshoot meas-
ured on switch SC P2 is considerably less than that observed over Sc PI; however, the parasitic
inductance measured is 2 ,..tH.
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Figure 6-15: Switching of the NPCC (Switch SCP2 and Diode Ds)
The parasitic path in this case is the freewheeling diode D5's path and the distance between
D5 and switch Sc Nl, a much longer parasitic path than for Sc Pl. The only difference here is
that the currents through the switch are usually low when turning off. This is verified in
Figure 6-l5(B), where the on state of SCP2 is seen conducting for most of the window length.
Other observations are the diode and switch tum off currents, Figure 6-l5(A). After breaking
the phase current, it can be seen that when SCP2 turns on, freewheeling current is shared with
other phase-arms.
6.3.4 Summary
By examining the switching behaviour for both topologies on the re-configurable con-
verter, the following observations can be made:
• Reduction in parasitic inductances is essential in order to reduce the potential volt-
age magnitudes simulated in the discussion on the snubber operation.
• Wherever possible modular switch units should be used, ensuring the lowest possi-
ble inter switch parasitic components.
• For the NPCC, modular units containing the IGBTs and the freewheeling diode are
desired.
• The switches must be placed as close as possible to the DC bus capacitors. This
applies to all topologies.
• The freewheeling diode must also be placed as close possible to the capacitor cen-
tre point.
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6.4 Verification of Practical Operation as an SSC and NPCC
6.4.1 Converter Operation
6.4.1.1 Investigation Criterion
To verify the correct operation of the two topologies, the converters' switched DC output
voltage is examined. The modulation of DC voltages, i.e. the pulse width times discussed in
the previous chapter, are not the primary focus. The shapes and number of the stepped output
voltage levels for the topologies are the main issues, rather than the pulse widths. The num-
ber of output voltage levels indicates the correct operation of each topology. Furthermore, the
modulation techniques disallow ground connections, so the modulated DC waveforms of the
three-phase converter topologies being compared cannot be measured with reference to
ground, for lack of the ground connection. All measurements are measured to the star point
of the filter capacitors. During switching, the modulated DC voltage of the three-phase con-
verters, unlike that of the single-phase converters seen in Chapter 3, has a higher number of
switched voltage levels due to the interaction between phase-arms. It has the same effect on
the modulated DC voltages as unipolar switching does. For the SSC, five output voltage lev-
els are expected, whereas seven output voltage levels are expected for the modulated DC volt-
age of the NPCc.
Verification of correct operation for the various switching modes, normal and interleaved
SVM, applied to the SSC also requires that the ripple currents be compared. That being done,
the current contribution from both converters, making up the SSC, to the isolation transformer
needs investigation. This was measured to ensure that both converters share the load.
6.4.1.2 Practical sse Results Using Normal SVM
Pnmary:$econda1Y
Measuring Point Measured Value Channel on Scope Description
V APConv,
VOPCoov.
VCPCoov.
Ch 2
Ch 3
Ch4
Ch2 High
132 V
ens High
146 V
Ch. High
14B v
Ch2 Ampl
136 V
1&Jul 2003
0&:34:59
Top Converter's A$ Output Voltage
Top Converter's B$ Output Voltage
Top Converter's C$ Output Voltage
Figure 6-16: Modulated DC Voltage of the SSC using Normal SVM
The first of the topologies investigated is that of the SSC using normal SVM. The practi-
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cal waveforms, in Figure 6-16, show all three phases, their measurement points and a5-level
output voltage waveform, a result of the measurement ground connection. The voltage steps
occur in steps of approximately 140 V while operating at a DC bus voltage of 400 V, per con-
verter unit, and a modulation index of 0.8. The overall DC bus voltage is 800 V. The key,
tabulated at the bottom of Figure 6-16, ties the measured values to the measurement points in
the converter schematic. The top and bottom converter outputs are identical.
The practical measurements taken on the converter required that the voltages be measured
with reference to the star point of the filter capacitors. This was the only connection available
as a reference. Using the simulation model enables the actual converter output voltage to be
measured, while comparing the measured value to the same measurement in the model. In
Figure 6-17(A) the voltages measured in Figure 6-16 are simulated. Both have voltage mag-
nitudes of approximately 280 V, while Figure 6-17(B) shows that the actual converter ~-~
voltages are 400 V in magnitude and take the form of a 3-level stepped output voltage.
Figure 6-17: Simulated Phase-Phase Modulation of the DC Voltage for the SSC
Figure 6-18 is the measured output voltage of the A~ phase-arm only. An FFT of the har-
monic components is shown of the high-frequency components (A) and the low-frequency
(B) components of the output waveform and is expressed in dB (20Log[actual value]).
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Figure 6-18: Modulated DC Voltage of the SSC using Normal SVM (A-Phase of Top Converter)
(B)
In Figure 6-18(A), where the FFT scale is set to 12.5 kHz/div, the high-frequency compo-
nents, occurring at multiples of the 6 kHz switching frequency, can clearly be seen. In Figure
6-18(B), with FFT scale set to 500 Hz/div, the lower frequency components are seen. These
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values serve to provide information for designing the low-pass filters and, as can be seen in
the figure, start in the region of 250 Hz, with the larger components found from 400 Hz on-
wards. It should be noted that the lower frequency components are a result of the loading, so
as loading changes the harmonics will change.
The parallel gating of the two converters stacked in series is only apparent when measuring
the output current from both top and bottom converters. Current measurement also provides
the necessary measurement isolation between the two converters, operating at different volt-
age levels. The combined operation of the two converter modules is confirmed by the meas-
urements recorded and shown in Figure 6-19.
Ch2 Max
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Measuring Point Channel on Scope DescriptionMeasured Value
Ch 2
Ch 3
A<I> Top Cony. Ripple Current
Ap Bottom Cony. Ripple Current
Figure 6-19: Top and Bottom SSC Current Measurements Illustrating Combined Operation (Normal SVM)
The parallel operation is thus verified by noting that the ripple currents are in phase with
each other. It is possible to place the filter capacitors on the secondary of the transformer, but
this requires that they be rated for the full load operation.
Measuring Point Measured Value Channel on Scope Description
Ch2
Ch3
Ch4
cnz RMS
45.0 A
eh3 RMS
14.2 A
Ch4 RMS
15.4 A
Ch2 High
32.0 A
25 Jui 2003
00:17:02
A<I> Load Current (Transformer Sec.)
Ac!> Load Current (Transformer Prim.)
Ap Load Current (Transformer Prim.)
Figure 6-20: SSC Primary and Secondary Transformer Ripple Current Measurements (Normal SVM)
Using normal SVM, a reflection of the summated primary currents and the switching fre-
quency ripple will be evident in the secondary current, no matter how many converters are
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stacked in series. The transformer will also experience higher electrical stress than the current
configuration, due to the eddy current and iron core losses from the switched ripple current.
Moving the filter capacitors to the secondary side of the transformer, the abovementioned
phenomenon is observed. In Figure 6-20 the summated secondary ripple current is observed.
The primary ripple currents from both converters, which are combined in the transformer, are
also seen. The transformer's winding ratio of 1:1: 0.619 results in the stepping up of the sec-
ondary currents magnitude. The current contributions from both converters are slightly dif-
ferent, this being attributed to the single-phase transformer units, making up the three-winding
transformer, not having exactly the same impedances.
6.4.1.3 Practical sse Results Using Interleaved SVM
The operation of the SSC, using interleaved switching, shows similar 5-level modulated
DC waveforms when measuring on the converter side of the filter inductor.
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Measuring Point Measured Value Channel on Scope Description
V APConv.
VOPCoov.
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Ch 2
Ch 3
Ch4
Top Converter's AellOutput Voltage
Top Converter's BellOutput Voltage
Top Converter's CellOutput Voltage
Figure 6-21: Modulated DC Voltage of the SSC using Interleaved SVM
Between phases the converter voltage has the same shape as that in Figure 6-17(B). The
measurements in Figure 6-21 are only of the top converter module since it is only possible to
measure one module at a time. The oscilloscope is limited to four channels only and ground
loops pose a problem. Furthermore, the phase shifting of the top and bottom converter out-
puts is better viewed by looking at the currents.
Measuring the A-phase only, an FFT measurement of the harmonic components is re-
corded. Figure 6-22(A), measured at 12.5 kHz/div indicates that high-frequency components
occur at similar intervals to those of the normal SVM converter. It is expected as the top
module is operating as a normal three-phase converter using 2-level SVM. Thus the harmonic
spectrum is similar to that of the previous case. Figure 6-22 (B) is a measurement of the low-
frequency components in the waveform, also similar to the previous case.
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Figure 6-22: Modulated DC Voltage of the SSC using Interleaved SVM (A-Phase of Top Converter)
The interleaved SVM switching is apparent in Figure 6-23, where the top and bottom con-
verter ripple currents are compared. The 1800 phase shift in the gating pulses between the top
and bottom converters is seen in the measured currents.
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Figure 6-23: Top and Bottom SSC Current Measurements Illustrating Combined Operation (Interleaved SVM)
Placing the filter capacitors on the secondary side of the transformer, the primary side cur-
rents and load side current of the A-phase are measured and shown in Figure 6-24.
The load side current in Figure 6-24 clearly has a lower current ripple component than that
measured for the sse using normal SVM. Accurate measurements of these values, per-
formed later in this chapter, evaluate the extent of the difference. Also evident is that the con-
tributing currents on the primary side of the transformer are similar to those of the previously
mentioned case. Using interleaved switching results in the secondary current of the sum-
mated primary currents to naturally contain less low switching frequency harmonics. It also
ensures that the transformer experiences less stress because of the distributed ripple currents.
Unlike normal SVM operation, the higher the number of series converter modules in the sse
using interleaved switching, the lower the ripple currents. This makes it possible omission of
the filter capacitors. This results in a reduction in the filter capacitor component count.
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Figure 6-24: SSC Primary and Secondary Transformer Ripple Current Measurements (Interleaved SVM)
6.4.1.4 Practical NPCC Results Using 3-Level SVM
Unlike that of the SSC topologies, the NPCC topology's modulated DC output voltage,
measured in the same manner as that of the SSC, yields a 9-level output like that displayed in
Figure 6-25 and simulated in Figure 6-26(A). The voltage between converter phase-arms is a
5-level output voltage waveform like that simulated in Figure 6-26(B). As explained in Chap-
ter 4, this is made possible by the three distinct states that each phase-arm is capable of being
switched into, namely the positive, negative and zero states. Like the SSC, interaction similar
to that of unipolar switching occurs between the three phase-arms.
Measuring Point Measured Value Channel on Scope Description
V ACODV.
VSConv.
VCConv.
Ch2
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Top Converter's B$ Output Voltage
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Figure 6-25: NPCC Output Voltage Measurements
For the NPCC the stepped voltage has steps of approximately 160 V when operating with a
DC bus of 800 V and a modulation index of 0.8. The primary differences are that the wave-
forms peak at approximately 550 V, and have peak-peak amplitudes of approximately
1100 V. This is possible since the converter has the ability to reverse the polarity of the DC
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Figure 6-26: Simulated Phase-Phase Modulation of the DC Voltage for the NPCC
Figure 6-27 provides information as to the frequency components by measuring the A-
phase exclusively. The high-frequency components, Figure 6-27(A) with an FFT taken at
12.5 kHz/div, occur in multiples of the 6 kHz switching frequency. The lower frequency
component measurements are observed in Figure 6-27(B). The measurement is performed to
determine load impact on the waveforms.
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Figure 6-27: Modulated DC Voltage of the NPCC (A-Phase)
(B)
6.4.1.5 sse and NPCe Topological Assessment
Measuring and examining the various converters' modulated DC output waveforms, the
following observations can be made:
• Firstly, the stepped output voltages and the number of voltage levels measured con-
firm the correct practical operation of each of the topologies.
• The steps of 140 V for the SSC and 160 V for the NPCC ensure that the filter in-
ductors are not exposed to high dv/dt's, thereby reducing the electrical stress.
• The SSC measurements of the transformer primary currents confmn the sharing of
the load by both top and bottom units.
• Practical interleaved switching of the SSC is observed and the benefit, i.e. the de-
crease in the output ripple current, is evident in the measurements.
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6.5 Performance of Various Switching Schemes
6.5.1 Investigation Criterion
Investigation of the unfiltered load current quantities provides insight into the multilevel
converter performances, specifically the performance of the control techniques, i.e. the normal
2-level SVM, the interleaved 2-level SVM and the 3-level SVM. Using open-loop switching,
a performance comparison between the modulation strategies can be performed. Load cur-
rents before the filter capacitors, after the filter capacitors, and the output voltage waveforms
are considered.
A comparison between the load voltages of the topologies with the transformer in and out
of the circuit is also performed. In order to test the switching technique for the SSC, the to-
pology requiring the transformer, the output of one of the series stacked converters is applied
to a balanced transformer-less load. Switching the NPCC and one module of the SSC into the
identical resistive load at a reduced DC bus rating ensures that the transformer non-idealities
do not affect the evaluation of the topologies.
6.5.2 Unfiltered Load Current Waveforms (Transformer Secondary)
Measuring the unfiltered load current of the topologies, i.e. before the filter capacitors, fa-
cilitates the measurement of the switching frequency components on the load side of the
transformer. For the SSC, the benefit of using interleaved SVM is only apparent after the two
output currents are summated within the transformer. These measurements can be compared
to the normal SVM operation to obtain information on the ripple reduction, using interleaved
SVM. Measurement of the current waveforms before the filter capacitors also provides in-
formation about any potential waveform deformation, in either the SSC or NPCC topologies.
6.5.2.1 Practical Performance of sse Using Normal SVM
eh2 RM5
45.4 A
ens RM5
47.7 A
eh4 RM5
45.0 A
Ch2 High
30.4 A
25 J ui 2003
00:19:50
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Al r, Ch2 AcI> Load Current
Az la Ch3 BcI> Load Current
A3 Ic Ch4 Ccl>Load Current
Figure 6-28: SSC Load Current Measurements - Before Filter Capacitors (Normal SVM)
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The unfiltered current measurements recorded in Figure 6-28, measured at the points indi-
cated in the figure, show the three-phase load currents with magnitudes of approximately
80 Apeak. Apparent is the extent of the high-frequency ripple current at zero crossing, a con-
sequence of the counter Emf of the load being low this time. While the counter Emf is low, a
large differential voltage is present over the filter inductor, resulting in a large di magnitude.
Evident too are the large ripple current components on the crest of the waveform, where
the peak values appear to be limited by the crest shape, yet not so below the crest. This is
once again a result of the counter Emf. As the current reaches its peak value, the counter Emf
also reaches its peak value. With a low differential voltage over the inductor, a low di is ex-
perienced. As the converter switches into its freewheeling state, the converter driving voltage
becomes negative, and a sharp negative di occurs in the ripple current, seen in Figure 6-28.
This phenomenon is typical of resistive loads. If the load was inductive or capacitive, the in-
cidence of the high-frequency ripple current components would be different, i.e. phase
shifted. For the sse, operating in this fashion, both the transformer and filter inductors
would be exposed to this ripple current, the impact of which will become evident later in this
chapter.
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Figure 6-29: A-Phase SSC Ripple Current Frequency Components (Normal SVM)
(B)
In the record of the frequency components of the load-side ripple current, the high and
low-frequency components in Figure 6-29, it is the high-frequency component incidence that
requires investigation. The low-frequency components are discussed in the next section.
(A)
SSC - UNFILTERED LOAD CURRENT (Nonnal SVM)A
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Figure 6-30: Simulated Unfiltered Load Current and FFT Components for the SSC (Normal SVM)
(B)
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In Figure 6-29(A), an FFT measurement, recorded at 12.5 kHz/div, of the high-frequency
components is shown. The switching frequency harmonics, occurring in multiples of the
6 kHz switching frequency, are clearly visible. An FFT, Figure 6-29(B), recorded at
500 Hz/div, shows that there is no evidence of any switching ripple at half the switching fre-
quency. The high-frequency ripple current harmonics are recorded in Table 9. The simulated
results, Figure 6-30, yield results with ripple currents similar in magnitude.
6.5.2.2 Practical Performance of sse Using SVM Interleaved SVM
The benefit of using interleaved SVM on the SSC is evident when looking at the measured
current ripple waveforms of Figure 6-31. The largest variation observed is that the ripple cur-
rent magnitudes are considerably less. At the zero crossing of each waveform, the ripple cur-
rent magnitudes are small compared to the SSC using normal SVM. The impact of interleaf-
ing on the measured current is best explained by considering Figure 6-32.
Ch2 RMS
43.7 A
eh3 RMS
46.2 A
Ch4 RMS
43.3 A
24 J uJ 2003
16:]1:10
Measuring Point Measured Value Channel on Scope Description
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A(j)Load Current
B(j)Load Current
C(j)Load Current
Figure 6-31: SSC Load Current Measurements - Before Filter Capacitors (Interleaved SVM)
Phase shifting of the gating pulses is expected to introduce a 12 kHz switching ripple.
However this is not seen at the zero crossing. This occurrence is attributed to the application
of SVM using symmetrical PWM, discussed in Chapter 4. Three effects can be observed in
the ripple current waveform, namely 1800 out of phase switching, in phase switching and out
of phase switching. During the zero crossing region the duty ratios are typically in the region
of 50%. Combined with the half a switching period delay for one of the converter modules,
the result is a near cancellation of the ripple current components within the transformer. The
1800 out of phase switching waveforms are seen in Figure 6-32(A).
However, as the current slope of the fundamental rises, the duty ratios change. The duty
ratios reach values where the delay causes the switched currents to be perfectly in phase, like
those seen in Figure 6-32(B). NNN~PNN~PPN~PPP~PPN~PNN~NNN is a typical
symmetrical PWM switching sequence, where the P or N states of the switches are specified
in the ABC format.
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Figure 6-32: Three-Phase Interleafing Effect for the SSC
While the A-phase remains in the P-state for most of the switching sequence, the phase-
shifted converter follows the same sequence half a switching period later and coincides with
the PPP~PPN~PNN~NNN part of the other converter. Since the ppp and NNN states are
both zero states and have the same net effect on the inductor current, the converter's A-phases
appear to be switching in phase with each other. The B-phase currents do not experience this
effect at the same instant, but will at other stages in the fundamental period. This phenome-
non results in a 6 kHz current harmonic being present in the waveform. For the remainder of
the fundamental period, a 12 kHz switching ripple harmonic is expected, as the contributing
currents take the form seen in Figure 6-32(C).
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Figure 6-33: A-Phase SSC Ripple Current Frequency Components (Interleaved SVM)
(B)
The FFT performed on the ripple current, Figure 6-33, of one of the phase-arms confirms
this. The measured high-frequency components, Figure 6-33(A), show the presence of a re-
duced 6 kHz component, when compared to the SSC operating with normal SVM. The larg-
est current harmonic measured was that of the 12 kHz component, and multiples of itself.
The FFT measurements of the low-frequency components, Figure 6-33(B), show no pres-
ence of lower than 6 kHz components. The high-frequency ripple current harmonics, for the
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SSC using interleaved switching, are also recorded in Table 9.
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Figure 6-34: Simulated Unfiltered Load Current for the SSC and FFT Components (Interleaved SVM)
The simulated waveforms, Figure 6-34, serve to provide confirmation of the frequency
components measured on the practical SSe. FFTs of the simulated current also indicate the
frequencies of the switching harmonics. The harmonic incidence coincides with theoretical
and practical observations, with dominant components occurring at multiples of the switching
frequency.
6.5.2.3 Practical Performance of NPCC Using 3-Level SVM
The three-phase ripple currents of the NPCC are measured and displayed in Figure 6-35.
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47.4 A
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Figure 6-35: NPCC Load Current Measurements - Before Filter Capacitors
As seen in the measured results, the ripple current components have less prominent ampli-
tudes than those seen in the SSC converter. This is attributed to the 5-level modulated DC
output voltages, which subject the 200 ,..IH filter inductors to low dv/dt's, resulting in lower
ripple current amplitudes. The analysis of the frequency components of the ripple current in
one of the phases is displayed in Figure 6-36.
The FFT measurement of the high-frequency components, Figure 6-36(A), shows har-
monic components with considerably smaller amplitudes. The harmonic range is also
smaller, up to approximately 36 kHz. What is observed in the NPCC, which was not seen in
the SSC, is the presence of a 3 kHz component, verified in the measurement of the lower fre-
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quency harmonic components, Figure 6-36(B).
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Figure 6-36: A-Phase NPCC Ripple Current Frequency Components (3-Level SVM)4
The 3 kHz components are a typical phenomenon inherent to the NPCC, responsible for
unbalancing of the neutral point [55][56], potentially resulting in distorted output waveforms.
The mechanisms were discussed in Chapter 4. Severe unbalance can cause the capacitor volt-
ages to drift, potentially leading to diode and switch destruction. As can be seen in the meas-
ured results, this was not the case for the NPCC being tested. The 3 kHz harmonic compo-
nents are relatively small, peaking at approximately 630 mA. The individual DC bus voltages
measured showed no sign of neutral point variation. This is largely due to the large DC bus
capacitor ratings, both Cp and CN being 5.28 mR.
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Figure 6-37: Simulated Unfiltered Load Current for the NPCC and FFT Components
(B)
Close examination of the ripple current, Figure 6-36(A), shows slight deformation in the
rising edge of the fundamental. This is a side effect of using open-loop switching on the
NPCC, formed by residual current in the filter inductors, but is remedied when using closed-
loop current control [74]. Simulation results of the ripple currents are seen in Figure 6-37.
The waveforms are slightly larger in magnitude due to the use of ideal components. Never-
theless, the waveforms are similar to those measured practically, and the presences of the
troublesome 3 kHz harmonic components are present, as seen in Figure 6-37(B).
A summary of the high-frequency ripple current harmonics, measured practically on the
NPCC, is recorded in Table 9.
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6.5.2.4 Investigation Summary
Table 9: Switching Ripple Current Harmonic Magnitudes for 3 Topologies (Load-Side)
Frequency SSC (normal SVM) SSC (Interleaved SVM) NPCC
Component IRMS = 45.4 A IRMs = 43.8 A IRMs = 46.4 A
3 kHz N/a N/a 0.63 A (-4 dB)
6 kHz 5.01 A (14 dB) 0.40A (-8 dB) 7.94 A (18dB)
12kHz 6.31 A (16 dB) 6.03 A (15.6 dB) I.OOA (0 dB)
18 kHz 1.59 A (4 dB) 0.16A (-16 dB) 0.63 A (-4 dB)
24kHz 1.45 A (3.2 dB) 1.51 A (3.6 dB) 0.25 A (-12dB)
30kHz 0.63 A (-4 dB) N/a 0.15 A (-16.4dB)
36 kHz 0.32 A (-IOdB) 0.25 A (-12dB) 0.16 A (-16dB)
42 kHz 0.13 A (-18dB) N/a N/a
48 kHz 0.17 A (-15.6 dB) 0.16 A (-16 dB) N/a
54 kHz O.IOA (-20 dB) N/a N/a
60kHz 0.25 A (-12 dB) 0.25 A (-12 dB) N/a
66kHz 0.16A (-16 dB) N/a N/a
72kHz O.IOA (-20 dB) 0.12A (-18dB) N/a
The ripple current FFT measurements recorded for both the SSC and NPCC using the dif-
ferent switching techniques are tabulated in Table 9. Using interleaved SVM for the SSC
drastically reduces the ripple components at multiples of the 6 kHz switching frequency. The
12 kHz components of the SSC, and multiples thereof, become the dominant switching har-
monics. For the NPCC, the 6 kHz ripple components are the only components to exceed any
of the SSC ripple components. The NPCC also generates a lower range of switching harmon-
ics. However, the measurements on the transformer secondary, specifically for the SSC, do
not necessarily reflect the conditions occurring on the primary of the transformer. Both con-
verters, making up the SSC, expose their primary-side components to the same current ripple
components. Thus the benefit of interleaved SVM is only seen on the transformer secondary.
On the SSC using normal SVM, the output ripple current waveform is typical of the
switching technique, as discussed. Furthermore, it was observed that the interleaved switch-
ing for the three-phase SSC experiences three distinct phase shifts, the result being the large
reduction in the ripple current. For the NPCC, the unbalancing 3 kHz components are evident
in the measurements; however, due to the switch sequence selection, loading and large DC
bus capacitance, stable operation was obtained.
6.5.3 Filtered Load Current and Voltage Waveforms
6.5.3.1 Investigation Criterion
In this section the load currents are measured after filtering to determine quality of the fun-
damental component each of the topologies is capable of modulating. High and low-
frequency analyses of the current and voltage waveforms are performed to determine whether
there are typical harmonics prevalent in each of the topologies. The use of open-loop control
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also ensures that harmonics, typical to the NPCC and SSC, are not suppressed.
With the low-pass filters for either topologies having cut-off frequencies of approximately
3.2 kHz, frequencies with lower harmonic numbers can be accurately measured, without the
switching harmonics interfering with the measurements. Finally, the load voltages are com-
pared to voltages obtained where the transformer is removed from the circuit, in order to de-
termine the impact, if any, on either topology's waveform modulation. The SSC is compared
to a three-phase converter using normal SVM.
6.5.3.2 SSC Measurements Using Normal SVM
6.5.3.2.1 Current Waveforms
The measured three-phase filtered output current waveforms and the measurement points
are seen in Figure 6-38.
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Figure 6-38: SSC Load Current Measurements - After Filter Capacitors (Normal SVM)
Values recorded, while switching with a ma of 0.8 and a DC bus voltage of 800 V, range
between 42.9 ARMS and 45.6 ARMS.
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Figure 6-39: A-Phase SSC Load Current Frequency Components (Normal SVM)
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The unbalance is a result of load resistance not being totally balanced. FFTs of the A-
phase are recorded in Figure 6-38.
In Figure 6-39(A), the effectiveness of the low-pass filter can clearly be seen by the ab-
sence of any high-frequency current components, FFT measurement being recorded at
12.5 kHz/div. Figure 6-39(B) records the harmonic components for all values less than the
3.175 kHz cut-off frequency. The DC component measured is not system related, but due to
channel offsets on the measurement equipment. A summary of the current harmonic magni-
tudes can be seen in Table 10, where the Total Harmonic Distortion (THD) is calculated to be
2.16%.
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Figure 6-40: Simulated Load Current and FFT Components for the SSC (Normal SVM)
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Simulation results, Figure 6-40, yield waveforms, similar in magnitude, without the effects
of the harmonic components on the waveforms. It is thus feasible to use these models for in-
sight into the expected results. The FFT of the simulation shows the presence of a 6 kHz
component, not visible in Figure 6-39. This component is visible in Figure 6-40(A), where
there is evidence of switching ripple on the fundamental waveform. In practise the system
losses damp this component, allowing the filter to completely remove the switching ripple.
6.5.3.2.2 Voltage Waveforms
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Figure 6-41: SSC Output Load Voltage Measurements (Normal SVM)
The measured voltages over the load resistors and their measurement points are recorded in
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Figure 6-41. The waveforms, like in the case of the sse using normal SVM, are unbalanced,
due to the unequal load resistors. The high-frequency components are a result of measure-
ment noise.
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Figure 6-42: sse A-Phase Load Voltage (Normal SVM)
The voltage waveforms offer further insight into the quality of the waveforms. The first
observation is the absence any switching harmonic in the voltage, observed in Figure 6-42(A),
the measurement taken at 12,5 kHz/div. Any 6 kHz components in the current waveforms
would become even more evident in the voltage waveforms. In Figure 6-42(B) a 3rd harmonic
voltage component measuring 5 V (14dB) is observed, far larger than the s" harmonic ob-
served. This is exactly the opposite of the current measurements in Figure 6-38. Its presence,
however, is normal and expected. The transformer, made up of six individual single-phase
transformers, causes it. Third harmonic currents occur at three times the fundamental fre-
quency in all three phases. This means that they are 3600 out of phase with each other, i.e. in
phase with each other. Flowing in each phase to a star point, the currents cannot sum to zero,
like the 50 Hz fundamental, and hence require a neutral connection back to their source to
flow. 3rd harmonic voltages can, however, exist in each phase in a three-wire system, between
the phased and neutral or ground, and result in the neutral potential not being zero. The neu-
tral oscillates around the zero point at three times the fundamental frequency. If a neutral is
connected, the 3rd harmonic currents are permitted to flow and the 3rd voltage harmonic is
suppressed [60].
For this comparison the sse requires that all the windings on the primary side be totally
isolated, creating the three-winding transformer. The topology also requires that none of the
windings be earthed. Earthing would prevent the SVM from operating correctly, as the zero
states are lost. On the secondary, the load is made up of three resistors in a three-wire con-
figuration. This was done to ensure that the full ratings of the transformer could be utilised,
as it is the device that limits the power levels of the topologies.
The isolated neutrals on either side prevent 3rd harmonic current flow resulting in the mag-
netic fluxes inducing a voltage in the three-wire system. The transformer thus experiences
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increased voltage stress. A 5 V 3rd harmonic component was measured in the experiment.
The limited 3rd harmonic current components, Figure 6-39, are attributed to capacitive cou-
pling between the neutral point of the load and the transformer, as well as the filter capacitors
and the transformer, creating a path, albeit a high impedance, back to the source [60]. It
should be noted that the condition discussed only occurs for the 3rd harmonic components
When comparing the voltage waveforms to results obtained from a full-bridge three-phase
converter unit, Figure 6-43, the presence of the 3rd harmonic voltages is again observed.
However, the unit, a single module of the SSC, was switched directly into a balanced resistive
load excluding the transformer. This leads to the conclusion that the 3rd harmonic compo-
nents are not exclusively a result of load imbalances and failure to connect the transformer
neutral. The open-loop modulation strategy also contributes to the distortion.
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Figure 6-43: Single 3-Phase Converter Unit Output Voltage (Balanced Load)
The 3rd, s", 7th, 9th and u" harmonic voltage components are present in Figure 6-43(B),
the THD measured being 5.36%. With no control available for compensating for the wave-
form deformation, this is to be expected. Closed-loop control would allow compensation for
these components.
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Figure 6-44: Simulated Load Voltage for the SSC (Normal SVM)
The simulated load voltages, Figure 6-44, have peak magnitudes comparable to those
measured on the practical converter. Also more evident than in the current waveform simula-
tions is the switching ripple component.
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6.5.3.3 sse Measurements Using Interleaved SVM
6.5.3.3.1 Current Waveforms
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Figure 6-45: SSC Filtered Load Currents (Interleaved SVM)
In Figure 6-45, the load currents of the sse using interleaved switching are recorded. The
absence of any high-frequency components is confirmed in Figure 6-46(A). The low-
frequency components, Figure 6-46(B), are similar to those recorded for the sse using nor-
mal SVM.
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Figure 6-46: A-Phase SSC Load Current Frequency Components (Interleaved SVM)
The FFT measurement values are recorded in Table 10, and the calculated THD for the
load current is 1.96%, an improvement on the sse using normal SVM. Although little visual
improvement in the load current quality is seen, the THD proves differently.
Further benefit is seen in sses employing numerous levels. With enough levels, and ob-
taining results superior to those in Figure 6-31, filter capacitors need not be used. This is a
considerable component saving that occurs if the filter capacitors need to be located on the
converter side of the transformer. Figure 6-47, the simulated results, does not show any evi-
dence of the 3rd, s" and ih harmonic components measured in Figure 6-46. This is because
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the circuit used ideal components, so switching effects and load anomalies do not influence
the result.
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Figure 6-47: Simulated Load Current FFT Components for the SSC (Interleaved SVM)
(B)
The 6 kHz component in the FFT is also absent, an expected result. There is also very lit-
tle evidence of switching harmonics on the fundamental Figure 6-47(B). Interleafing, as dis-
cussed in Chapter 4, pushes the dominant switching frequency to 12 kHz. This result was
practically verified.
6.5.3.3.2 Voltage Waveforms
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Figure 6-48: SSC Output Load Voltage Measurements (Interleaved SVM)
In Figure 6-48 the measured output voltage waveforms using interleaved switching are
displayed. The waveforms, unbalanced due to the load, also appear to posses less measure-
ment noise. This is also evident in Figure 6-49(B), when comparing it to the SSC scheme us-
ing normal SVM. This is attributed to the interaction of the higher apparent switching fre-
quency to surrounding noise.
The effect of load imbalance and the transformer connection is also observed in the har-
monic analysis, Figure 6-49(B), where the 3rd harmonic is larger than the s", opposite to what
is seen in the harmonic current analysis. The simulated load voltages of the interleaved SSC,
Figure 6-50, yield waveforms with hardly any distortion or switching ripple.
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Figure 6-49: SSC A-Phase Load Voltage (Interleaved SVM)
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The magnitudes of the peak values are also comparable to those measured on the practical
converter.
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Figure 6-50: Simulated Load Voltage for the SSC (Interleaved SVM)
6.5.3.4 NPCC Measurements Using 3-Level SVM
6.5.3.4.1 Current Waveforms
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Figure 6-51: NPCC Filtered Load Currents
Finally, the load currents for the NPCC, after filtering, are measured and displayed in
Figure 6-51. Most noticeable on the waveforms is the distortion compared to that measured
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on the SSe. An explanation for the waveform distortion is obtained by considering the FFT
measurements of the load current, seen in Figure 6-52. In Figure 6-52(A), small 5, 6, 10 and
15 kHz components are measured. They are attributed to measurement noise. The 5, 10 and
15 kHz components are attributed to noise. However, the 6 kHz components can be seen on
the current waveform, indicating that the low-pass filter circuit has not removed the switching
ripple completely. The cut-off frequency of the filter used was 3.2 kHz.
In Figure 6-52(B), the frequency harmonics at the lower end of the spectrum are recorded.
The 3rd, 5th, 7th and 9th harmonic components are slightly larger than those recorded on the
SSC, using both switching techniques, with the values recorded tabulated in Table 10. The
appearance of 100,200 and 300 Hz components requires extra explanation.
The 100 Hz components are clearly visible on the measured current waveform in Figure
6-51 and Figure 6-52, and are attributed to the waveform distortion discussed in the section on
the unfiltered load current. The per-phase 3-level output combined with the freewheeling
paths and counter Emf cause this distortion. With no negative voltage applied to the inductor
from the converter side, the current decay time during freewheeling is longer than that experi-
enced in the SSe. This condition poses few problems for the greater of the fundamental pe-
riod. However, during the zero crossing time, the problem is escalated, resulting in deforma-
tion of the rising flank: of the fundamental component.
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Figure 6-52: A-Phase NPCC Load Current Frequency Components
As this occurs on each of the three phases, twice every fundamental period, the 100 and
200 Hz components become more prominent. It must also be said that these components are
considerably reduced when employing closed-loop control. The 300 Hz components are at-
tributed to sector changeovers in the 3-level SVM technique, where more than one switch is
operated within a switching state change. Summing the even and odd current harmonics
yields a THD of3.62% for the NPCC.
The simulated current waveforms in Figure 6-53, like those of the SSC models, show no
indication of the lower frequency harmonics, but do show the presence of the 3 kHz compo-
nent discussed in Chapter 4, arising from the switching technique. As the cut-off frequency is
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approximately 3.2 kHz, their presence is expected. On the practical converter they were,
however, not measured.
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Figure 6-53: Simulated Load Current FFT Components for the NPCC
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The reason for this is the low-pass characteristic of the transformer not allowing the 3 kHz
harmonic components to propagate through to the load. The simulated result also indicates a
6 kHz component in the current waveform. This, as was the case for the SSC, is attributed to
the simulation not experiencing the same system losses and damping as experienced by the
practical device.
6.5.3.4.2 Neutral Point Currents
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Figure 6-54: NPCC Neutral Point Current Measurement
The 3 kHz components responsible for causing DC bus unbalances are recorded in Figure
6-54 and Figure 6-55, while simulation measurements can be seen in Figure 6-56. The practi-
cal measurements indicate a 29 A component occurring at 3 kHz flowing in the neutral point.
The simulated result shows a 15A component occurring at 3 kHz. While the values are dif-
ferent, their incidence, and that of the multiples of the 3 kHz components, is identical.
The difference in current magnitudes can partly be attributed to the simulation model see-
ing a higher 3 kHz impedance than those in the practical NPCC. Re-evaluating Figure
6-52(A&B), it is seen that in the practical NPCC, no 3 kHz component is measured in the
load current, while it is present in the simulation model.
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Figure 6-55: NPCC Neutral Point Current Harmonic Components
This implies that the filter capacitors in the practical device have lower 3 kHz impedances
than that in the simulation, hence the higher current magnitudes in the practical measure-
ments.
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Figure 6-56: Simulated Load Current FFT Components for the NPCC
6.5.3.4.3 Load Voltages
cnz RMS
SlAV
eh3 RMS
77.1 V
Ch4 RMS
84.~ V
Ch2 Freq
50.02 Hz
28 Aug 2003
04:35:56
Measuring Point Measured Value Channel on Scope Description
VA_N
VS-N
VC-N
Ch2
Ch 3
Ch4
Ail>Output Voltage (Phase to Neutral)
Bil>Output Voltage (Phase to Neutral)
CiI>Output Voltage (Phase to Neutral)
Figure 6-57: NPCC Output Load Voltage Measurements
The load voltage measurements, Figure 6-57, and the FFTs of the measured A-phase volt-
age, Figure 6-58, indicate similar results to those measured in the current waveforms. One
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exception is that the switching frequency harmonic component is far more prominent in the
voltage waveforms than in the current waveforms. In contrast to the SSC, FFTs of the voltage
waveform of NPCC imply that the NPCC contributes less to surrounding noise. This is evi-
dent when comparing Figure 6-58(A) to Figure 6-42(A) and Figure 6-49(A).
Ch2 RMS
81.9V
Ch2 High
106 V
Ch2 Freq
49.93 Hl
Math f···_··-iii:OïHf·· ·"S:iiijkHdn:ïOO%···
(A)
28 Aug 2003
05:02:29
(B)
Figure 6-58: A-Phase NPCC Load Voltage Frequency Components
A comparison is also made between the output voltages of the NPCC switching through
the transformer and an NPCC switching directly into the balanced three-phase resistive load,
recorded in Figure 6-59. The comparison again confirms that the presence of the lower fre-
quency harmonic components is a by-product of the modulation strategy and the isolation
transformer. With the open-loop modulation, interaction between the three-wire load, results
in deformation of the modulated waveform. The calculated THD of the measured waveforms
in Figure 6-59 is 4.58%.
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Figure 6-59: NPCC Converter Unit Output Voltage (Balanced Load and No Transformer)
The simulated voltages, Figure 6-60(A), indicate that for a cut-off frequency of 3.2 kHz,
the load voltage waveform contains large 3 kHz components. Figure 6-60(B), a simulation
model with a filter cut-off frequency of 1 kHz, shows similar distortions to those seen in the
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current waveforms. Also evident in Figure 6-60(B) is a 600 Hz distortion occurring on the
waveform. Mentioned when considering the load current waveform distortion, it is a result of
sector changeover while using 3-level SVM (5.3.2).
q~--i~T+-r---?\--+-t-'..---¥ "'---h,L--*-+-1 v;
v,
----+---A--+--i\-+---k----+-f'1-i v,
(B)
Figure 6-60: Simulated NPCC Load Voltages (A) 3.2 kHz Cut-Off Frequency (B) 1 kHz Cut-Off Frequency
A sector changeover, occurring every 60° in the control strategy, results in two of the
phase-arms changing state, increasing the switching harmonic in this area. While using open-
loop modulation, this phenomenon cannot be mitigated. Closed-loop control enables the
waveform distortion to be compensated for.
6.5.3.5 Investigation Summary
By investigation of the filtered output quantities of the three switching schemes, further in-
formation regarding the two topologies has been identified.
For the SSC topologies required to operate using an isolation transformer, grounding or
connection of the secondary winding is necessary to prevent 3rd harmonic voltages being gen-
erated on the load side. The three-winding transformer would have to be overrated in order
for the transformer to source the 3rd harmonic currents that could potentially exist.
For the NPCC, the low-pass filters are required to have cut-off frequencies well below half
the switching frequency. Open-loop modulation also shows that the waveforms of the NPCC
contain a larger quantity of low-frequency harmonics generated by the numerous switching
states available. The choice of switching sequences in 3-level SVM also has a large impact
on the quality of the modulated output waveform. Table 10 summarises the performances of
each of the topologies using their respective switching techniques. The THD and efficiency
values were calculated using MATLAB®, the routines documented in Appendix E.
It can be seen that the SSC using normal and interleaved SVM produces the best quality
modulated current waveforms while using open control, while the NPCC has the largest cur-
rent waveform THD. The THD measurements of the voltage waveforms contradict the cur-
rent results. This leads to the conclusion that the SSC voltage waveforms are more suscepti-
ble to 3rd harmonic voltages, generated by the transformer connection.
The voltage waveform comparisons, between Figure 6-42 and Figure 6-43 and again be-
tween Figure 6-58 and Figure 6-59, show that the harmonics are caused by the modulation
strategies and the transformer connections. The measured THD for the SSC in Figure 6-43
was 5.36%, while the NPCC in Figure 6-59 yielded a THD of 4.58%. Considering that only
128
Stellenbosch University http://scholar.sun.ac.za
Practical Topology Comparisons
one converter unit was used to measure the SSC modulation capability, the benefit of inter-
leaved SVM was not obtained. Furthermore, it can be concluded that using closed-loop con-
trol would mitigate the converter-generated harmonics.
Table 10: Load Current Harmonic Magnitudes for 3 Topologies (Load-Side)
Frequency SSC (normal SVM) SSC (Interleaved SVM) NPCC
Component IRMs =42.9 A IRMs =42.8 A IRMs = 45.4 A
50 Hz (Fund.) 42.17 A (32.5 dB) 42.85 A (32.64 dB) 45.13 A (33.09 dB)
100 Hz (2nd) N/a N/a 0.28 A (-II dB)
150 Hz (3rd) 0.23 A (-12.8 dB) 0.25 A (-12dB) 0.35 A (-9 dB)
200 Hz (4th) O.OA O.OA 0.14A (-17 dB)
250 Hz (5th) 0.76 A (-2.4 dB) 0.69 A (-3.2 dB) 1.36A (2.7 dB)
300 Hz (6th) O.OA O.OA 0.16A (-16dB)
350 Hz (7th) 0.23 A (-12.8 dB) 0.25 A (-12dB) 0.67 A (-3.5 dB)
450 Hz (9th) 0.14A (-16.8 dB) 0.13 A (-18 dB) 0.20A (-14dB)
550 Hz (lIth) 0.23 A (-12.8 dB) 0.20A (-14 dB) 0.20A (-14dB)
650 Hz (13th) 0.16 A (-16 dB) 0.10 A (-20 dB) O.OA
750 Hz (15th) 0.13 A (-18 dB) 0.13 A (-18 dB) 0.13 A (-18 dB)
850 Hz (17th) 0.13 A (-18 dB) 0.13 A (-18dB) O.OA
950 Hz (19th) 0.13 A (-18dB) O.IOA (-20 dB) O.OA
1250 Hz (25th) O.OA O.OA 0.16 A (-16dB)
1500 Hz (30th) O.OA O.OA O.IOA (-20 dB)
%THDI 2.93% 2.99% 4.21%
% THD V (with TRFR) 12.61% 9.95% 7.69%
% THD V (No TRFR) 5.36% 4.58%
Efficiencies 81% 80% 90%
Using data recordings of the measured current and voltage waveforms, accompanied with
the measurement of the DC bus quantities supplying the re-configurable converter while
switching into the load, the efficiencies for all three switching techniques were obtained and
tabulated in Table 10. Itwas found that the SSC, using either switching technique, has an ef-
ficiency of approximately 80%, while the NPCC yields an efficiency of approximately 90%.
The higher efficiency of the NPCC is partly due to the reduced power loss in half of the
switches making up the topology.
These measured values serve only to supply an indication of the typical efficiencies ex-
pected from the topologies. Much can be done to improve the efficiencies of either topology.
6.6 Topological and Switching Technique Assessment on Converter
Components
The successful operation of both topologies is not only dependent on the modulation tech-
niques and converter structure, but also the various essential components within the topolo-
gies. It is therefore necessary to assess the impact of the topology structure and switching
schemes used on these vital components within the converters. Two components are ear-
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marked for investigation. The first is the DC bus capacitors and the second is the filter induc-
tors. The objective of this investigation is to aid the decision-making process when consider-
ing either of the topologies.
6.6.1 DC Bus Capacitor Currents
6.6.1.1 Investigation Criterion
Capacitor failure has been deemed as the primary source of failure within power electronic
converters. According to [58], 60% of failures in switchmode power supplies are caused by
the failure of the electrolytic capacitors. Determining the topology impact on them is done by
way of practical measurements. These measurements are compared to simulation results. In
the topology assessments on the bus capacitors, it is the lower frequency components that are
of interest. High-frequency ripple currents through electrolytic capacitors do not affect their
lifespan as severely as the lower frequency components [57][58][79][80]. The reason is that
as frequency increases, the equivalent series resistance (E.S.R.) of the capacitors drops in a
near linear fashion. High-frequency components thus have lower impact on the capacitor life
span, one of the reasons why they are used extensively in converter applications.
Temperature is the primary concern when considering the impact on capacitor life span.
Current flowing through the capacitors (E.S.R.) causes losses in the form of heat and an in-
crease in temperature. The temperature increase causes electrolyte levels, vaporised by the
heating, to drop. The safety mechanism, preventing dangerous pressure build-up, permits
electrolyte vapour to escape through the capacitor's casing. Lost to the system, a larger area
of the capacitor plates, previously covered by the electrolyte, are left exposed. This increases
the E.S.R., which in tum increases the heating of the capacitors.
The most telling indication of the impact that the two topologies have on the DC bus ca-
pacitors is the power loss within the capacitors. eR losses are used in combination with vari-
ous temperature related conditions to determine the capacitor's expected lifespan. Datasheets
also provide de-rating constants for the E.S.R. when exposed to higher frequency current
components. For these tests, performed in a near identical temperature environment, external
temperature conditions are assumed constant. Determining the power loss due to the ripple
currents for both topologies is therefore an accurate indication of the impact that the topolo-
gies have. The aim is not to determine the expected life span but the losses.
6.6.1.2 Practical SSC Results Using Normal SVM and Interleaved Switching
For the SSC converter topology both switching techniques, normal and interleaved SVM,
impact on the DC bus capacitors in the same way. Both modules effectively operate indi-
vidually and thus only impact the DC bus capacitors to which they are connected. For this
reason it is possible to evaluate the SSC, using either switching scheme, since the effect on
the capacitors would be identical. Figure 6-61 is a record of the DC currents measured on the
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SSC while operating with an 800 V bus and a ma of 0.8. The relevant scaling factors of the
current waveforms are noted below the figure of the measurement points.
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Figure 6-61: SSC (Normal SVM) DC Source and Bus Capacitor Current Measurements
In an ideal system, it would not be necessary to measure the DC supply, as it is assumed to
contain no ripple current. However, in many practical applications, as was the case for these
tests, the DC supply current, 30.4 A in magnitude, has a ripple component caused by the
phase imbalance on the three-phase supply. It is necessary to measure the harmonic content
to ensure that the SSC topology is not accused of causing the supply side ripple currents. The
DC supply ripple contains a 1.25 A 2nd and a 0.8 A 6th harmonic component. This measure-
ment provides a reminder that the supply currents also flow through the DC bus, since one of
its functions is to provide isolation between the power network and the converter output.
When rating the DC bus capacity, the supply currents, potentially affecting the capacitor life
span, need to be considered.
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Figure 6-62: Ripple Current flowing through DC Bus Capacitor Cp (SSC Topology)
Further investigation of Figure 6-61 shows that by applying the ratios for both measure-
ments, both ChI and Ch2 are scaled to measure at 20 Aldiv. Also evident in the measured
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capacitor ripple current, Ch 2, is the positive DC supply ripple superimposed on its waveform.
The magnitudes are approximately equal. The current flowing into the DC capacitors is thus
only the current ripple measured below the Ch2 measurement axis with peak measurements of
approximately 40 A.
With the DC supply harmonic isolated, the ripple current created by the SSC can be deter-
mined in the measurement of the current flowing through the DC bus capacitors of the high,
Figure 6-62(A), and low, Figure 6-62(B), frequency components are measured. The switch-
ing frequency ripple is clearly visible in the high-frequency FFT of Figure 6-62(A), where the
largest component is recorded at 12 kHz. The low-frequency FFT, Figure 6-62(B), indicates
that the largest component occurs at approximately 950 Hz. Also measured are the more det-
rimental low-frequency components. A breakdown of the specific components is listed in
Table 11. For an approximate E.S.R. value of 15 mO and the necessary E.S.R. de-rating
curves, obtained from [80], the measured waveform results in a power loss of 0.348 W is cal-
culated for capacitor Cp, using the MATLAB® routines in Appendix E.
The simulation waveforms, Figure 6-63, show similar measurements. Absent in Figure
6-63(A) is the DC supply superimposed on the waveform. The simulation results also show
the peak values at approximately 35 A, slightly lower than the practically measured results.
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Figure 6-63: Simulated DC Bus Current FFT Components for the SSC
Figure 6-63 (B) shows the FFT breakdown of the various ripple current components. The
high-frequency components give evidence to their presence, but the low-frequency compo-
nents are not observed. Once again this is a result of the component idealities and low simu-
lation system losses.
6.6.1.3 Practical NPCC Results Using 3-Level SVM
For the NPCC, identical measurements were recorded. The measurement recorded in
Figure 6-64 is of the DC supply current, the neutral point current and both top and bottom ca-
pacitor currents, I CP and I CN. The measured DC supply current has a magnitude of 32 A. As
was the case for the SSC, harmonics are present in the DC supply. A 1.0 A 2nd harmonic and
a 1.0 A 6th harmonic are measured.
For the comparison to the SSC, only the current waveform of ChI flowing through capaci-
tor Cp is examined, in order to determine the power dissipated in the capacitor. In Figure
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6-65(A&B) the measured high and low-frequency harmonic components are displayed.
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Figure 6-64: NPCC DC Source, Bus Capacitor and Neutral Point Current Measurements
Comparing Figure 6-65(A) to Figure 6-62(A), a large reduction in the switching ripple
flowing through the capacitors is seen. Dominant is the presence of the 3 kHz current com-
ponents in Figure 6-65(B), with a maximum value of 7.1 A. As for the rest of the harmonic
spectrum, their values appear small. The dominant harmonic components, less than 1.5 kHz,
are recorded in Table 11.
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Figure 6-65: Ripple Current flowing through DC Bus Capacitor Cp (NPCC Topology)
To determine the effects that these components have on the bus capacitor, the same
MATLAB® routine used for the SSC was applied to the measured waveform. The calculated
power lost in the capacitors, using the same E.S.R. values, resulted in power loss ofO.218 W.
This is considerably lower than that measured in the SSC, providing further proof of the
NPCC's overall efficiency.
The simulated results, Figure 6-66(A), also show the absence of the DC current superim-
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posed on the DC measurement. With peak ripple values of approximately 35 A, it compares
slightly higher than that recorded in Figure 6-62(B), approximately 24 A. However, in Figure
6-66(B), the prominent 3 kHz components compare well to those measured in Figure 6-62(B),
both with magnitudes of 7 A.
5.00
I_Cp
A
8.00
NPCC - DC BUS CURRENT (CAP Cp)
2.50
(B)
Figure 6-66: Simulated DC Bus Current FFT Components for the NPCC
6.6.1.4 Investigation Summary
The comparative measurements for harmonic frequencies up to 1500 Hz are summarised in
Table 11. Although the SSC, from a visual inspection of the waveforms, appears to contain
lower harmonic components those that of the NPCC, the calculated power loss in the electro-
lytic DC bus capacitors proves to be higher. In Table 11, the power loss in the capacitors for
the SSC is represented as a percentage of the power loss in the NPCC. Any variable changes,
for example resistance values, would be common to both, ensuring that the percentage loss
would remain the same. Although the power levels that both converters operated at are not
high, it is evident that when choosing the SSC for any of the traction and MVDC applications,
the DC bus capacitor bank would require a higher rating than that of the NPcc.
The simulation results, as were seen in this comparison, provide information on the inci-
dence of various frequency components; however, small errors in the current magnitudes are
witnessed. Also evident in the simulations is the absence of many of the lower harmonic
components. The difficulty in modelling the magnetic components, i.e. the three-phase induc-
tors, transformers, precise switch models and extra parasitic components, is partly responsi-
ble. These are all factors that influence the open-loop modulation of the various waveforms.
However, they still provide a useful function in identifying specific components that could
potentially become troublesome.
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Table 11: Low-Frequency DC Bus Capacitor Current Magnitudes for SSC and NPCC
Frequency SSC NPCC
Component Supply Ioc =30.4 A Supply Ioc=32.0 A
50Hz O.OA 0.35 A (-49.0 dB)
100Hz 1.26A (-38.0 dB) 1.26A (-38.0 dB)
150Hz O.OA 0.79 A (-42.0 dB)
200Hz 0.32 A (-50.0 dB) O.OA
300Hz 0.41A (-37.0 dB) 0.89A (-41.0 dB)
350 Hz 0.89 A (-41.0 dB) 0.22 A (-53.0 dB)
450Hz O.OA 0.56A (-45.0 dB)
500Hz 0.50A (-46.0 dB) O.OA
550Hz 0.40A (-48.0 dB) O.OA
650Hz 2.0A (-34.0 dB) 0.12 A (-54.0 dB)
700Hz 0.22 A (-53.0 dB) O.OA
750Hz O.OA 0.28 A (-51.0 dB)
900Hz 0.2A (-54.0 dB) O.OA
950Hz 5.01 A (-26.0 dB) 0.32 A (-50.0 dB)
1000 Hz 0.78A (-43.0 dB) O.OA
1125 Hz O.OA 0.28A (-51.0 dB)
1175 Hz 0.22A (-53.0 dB) O.OA
1200 Hz 0.22 A (-53.0 dB) O.OA
1250 Hz 0.25 A (-32.0 dB) O.OA
1350 Hz 0.40A (-48.0 dB) 0.28 A (-51.0 dB)
1450 Hz 0.25 A (-52.0 dB) 0.16A (-56.0 dB)
1500 Hz O.OA 0.28 A (-51.0 dB)
% Power Loss 159.63% 100%
(Note: dB Values as read from measurements - Current Values scaled by 100 to real values)
6.6.2 Inductor Ripple Currents
6.6.2.1Investigation Criterion
The filter inductors, critical in the task of wave shaping the output waveforms, are the sec-
ond group of components investigated. In the performance of their task, they are continually
subjected to high-frequency ripple current components. These components result in high-
frequency losses, which can be broken down into three basic categories. The first of these
losses are the copper losses. The resistive element within the copper windings causes heating
as a result of the 12R losses. These losses occur for each of the harmonic frequency compo-
nents, identical to those experienced in the DC bus capacitors.
The second group of losses are the hysteresis losses. The area enclosed in the hysteresis
curve, expressed on a B-H (flux density and magnetic field intensity) axis, is the work done
on the material by the applied magnetic field. This energy used to perform the work is dissi-
pated within the material, resulting in a rise in temperature, the losses being referred to as hys-
teresis losses. Furthermore, the hysteresis losses increase with the flux density and the
switching frequency that the material is exposed to [68][69]. During high-frequency switch-
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ing, the high-frequency hysteresis losses add to the hysteresis losses of the fundamental com-
ponent, further increasing the heating within the material.
The last of the losses are eddy current losses. Eddy currents are induced in the core and
parallel windings of the inductors by the magnetic field generated by the current flowing
through the windings. This magnetic field is induced perpendicularly to the direction of the
current flow. This results in a current being induced in the core and the conductors, flowing
in parallel or in the opposite direction to the current flowing in the conductors. A common
technique used on 50 Hz transformers, reducing the core loss, is that of using a laminated
steel core. The laminations ensure that a conduction path is not created in the core. With
high-frequency currents flowing in the conductors, these laminations act as capacitor plates,
creating a low impedance path for the high-frequency components. It is for this reason that
steel laminated cores are generally avoided above 2 kHz [68]. Ferrite cores, whose material
are of a powdered granular nature, providing the necessary isolation, and have low losses at
high frequencies, are usually used. But ferrites are limited to lower power ratings, typically
2 kW, mostly due to the limitations in pressing the cores for large power applications.
With the three basic loss components identified, it can be seen that the effect of all of them
is predominantly heating losses in the form of I2R losses. Overheating ultimately results in
the destruction of the magnetic components. In [58] inductive elements are attributed to 6%
of failures within switchmode supplies. However, in high power applications steel laminated
cores are usually used, resulting in higher losses. The high power inductive elements also be-
come a considerable portion of the overall cost of the converter. Thus operational fatigue to
the inductive elements should be avoided at all costs. Therefore in this comparison attention
is not given to the specific loss components, but to the current composition of the ripple cur-
rents flowing through the inductors. This ultimately provides an indication of which of the
topologies applies their inductors to the greatest heating stress.
It should be noted that voltage stresses, increasing the electrical stress and potentially caus-
ing insulation breakdown, are not discussed since one of the main motivators for choosing a
multilevel topology is to reduce this stress in the first place.
As was the case for the DC bus capacitor investigation, only one of the modules of the SSC
is considered, since using normal or interleaved SVM ultimately results in the inductors ex-
periencing the same ripple currents in both the top and bottom converters.
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6.6.2.2 Practical sse Results Using Normal SVM and Interleaved Switching
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Figure 6-67: SSC Inductor Ripple Current Measurements
The measured waveforms, flowing through the 100 f.lHinductors, are represented in Figure
6-67. Large ripple current magnitudes, similar to those shown in section 6.5.2.1, are seen.
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Figure 6-68: Ripple Current flowing through Inductor LFa I (SSC Topology)
High ripple content is observed at the zero crossover points as well as at the crest of the
waveform. Maximum values measured indicate peak values of approximately 48 A. One of
the phases is considered in Figure 6-68(A&B), where FFTs of the ripple current components
are displayed. In Figure 6-68(A) the presence of the high-frequency switching ripple is
clearly present, with the largest component being the 12 kHz components, measured as
5.01 A. Alternatively the lower frequency components, Figure 6-68(B), provide an indication
of the loading conditions. The largest component measured is, as expected, the 50 Hz com-
ponent, measuring 14.83 A. Large 19th and 21st harmonics are also present in the measured
waveform, approximately 1.58 A.
As discussed in the investigation criterion, specific values provide little information on the
effect that the ripple current has on the inductors. A more feasible comparison between the
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two topologies is obtained by calculating the THD of the waveforms. The THD encompasses
all the measured quantities, switching scheme related and load related, the load being identical
in both topologies. Dominant harmonics will affect the THD, and thus the topology with the
lowest THD is deemed to impact less on the inductors. Using the MATLAB® routine, Ap-
pendix E, a THD of 68.36% was measured.
The simulated waveforms and the respective FFTs are shown in Figure 6-69(A&B). The
magnitudes are slightly smaller, measuring peak values of approximately 28-30 A. This is
also evident in the FFT results, where the 6 kHz component is approximately the same as in
the practical measurement, 4.5 A, and the 12 kHz is approximately 3 A as opposed to the 5 A
measured. The simulated 50 Hz component measures 20 A as opposed to the 14.83 A meas-
ured practically.
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Figure 6-69: Simulated Inductor Current FFT Components for the SSC
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With both the simulation model and the practical model operating with exactly the same
load parameters, modulation index and DC bus value, the deviation in the simulation results
are attributed to transformer, inductor, filter and load variations, difficult to measure on the
practical system.
6.6.2.3 Practical NPCC Results Using 3-Level SVM
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Figure 6-70: NPCC Inductor Ripple Current Measurements
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The measurement points and the measured ripple current flowing through the 200 f..LHin-
ductors of the NPCC are recorded in Figure 6-70. Evident at first glance is the visible reduc-
tion in the ripple current magnitude. Analysing the high-frequency ripple current compo-
nents, Figure 6-71(A), it is seen that the switching ripple disappear at approximately 36 kHz,
as opposed to the 72 kHz seen in Figure 6-68(A). The measurement of the lower frequency
components, Figure 6-71(B), indicates the presence of the 3 kHz components, not observed in
Figure 6-68(B). Similar to the SSC, the NPCC measurement also indicates a large 19th har-
monic component, measured at approximately 1.25 A. Performing a THD on the measured
ripple current of the NPCC indicates a 53.3% harmonic distortion. The SSC therefore ex-
poses its inductors to 28% more ripple current than the NPCc.
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Figure 6-71: Ripple Current flowing through Inductor LF. (NPCC Topology)
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The simulated waveforms yield waveforms with comparable wave shapes, seen in Figure
6-72(A). Once again the magnitudes are observed to be smaller than those measured practi-
cally. The measured waveform of the inductor ripple current has a peak amplitude of ap-
proximately 30 A, compared to the 40 A peak values in Figure 6-71(A). In the FFT meas-
urement, Figure 6-72(B), the absence of the lower frequency harmonic components is notice-
able. However, the switching ripple components, which have a large impact on the wave
shape, are clearly visible. As in the measured waveforms in Figure 6-72(A), the 6 kHz com-
ponents are most dominant.
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Figure 6-72: Simulated Inductor Current FFT Components for the SSC
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The simulations provide insight into the expected practical measurements; however, the
absences of modulation harmonics are evidence of the limitations of the simulation model.
More accurate simulations require far more accurate components. This is not always practical
as the specific values for inductors, transformers and overall system losses are unique to each
practical converter. Having said this, the simulation in its present format provides a fair indi-
cation of the expected output waveforms and current and voltage components appearing in
and over various components.
6.6.2.4 Investigation Summary
The comparative measurement of the ripple currents through the filter inductors identifies
the SSC as the topology having the largest loss creating ripple current components. As dis-
cussed in the investigation criterion, the losses are all current related. Hysteresis losses, de-
pendent on the flux density and the switching frequency, would be higher than those experi-
enced in the NPCC, a visually obvious deduction when considering the harmonic spectrum of
the high-frequency ripple components for both topologies. Eddy current losses are also ex-
pected to be higher in the SSC, as they too are frequency dependent. THD values of 68.36%
for the SSC and 53.3% for the NPCC confirm these findings.
With the SSC inductor values being 100 !-!H, and the NPCC having inductor values of
200 !-!H,a higher ripple current is almost expected. However, the investigation criteria of the
topologies require both inverters to have identical impedances. Furthermore, within the SSC
each module subjects half of the DC bus voltage to the inductors, whereas in the NPCC, the
full DC bus voltages are subjected to the inductors.
This investigation has shown that the inductors of the SSC are required to withstand higher
current ripple components and require better cooling than those in the NPCC.
6.7 Chapter Summary
By comparing the practical models of the SSC, using 2-Level SVM, and the NPCC, using
the 3-Level SVM it has been possible to determine some performance aspects of the topolo-
gies. In Table 12 the hardware requirements and practical performance results of the two to-
pologies are compared.
Measuring the performance has shown that the NPCC offers a solution that is more effi-
cient. This is verified in the measurements of the DC capacitor losses and the high percentage
harmonic distortion in the inductor ripple currents, as both measurements are loss related.
The NPCC's alternative switching operation also contributes to the efficiency.
While using open-loop control, the quality of the modulated current waveforms within the
SSC is of a higher quality. The voltage waveform measurements seem to contradict this.
However, the large distortion in its THD is attributed to the 3rd harmonic voltages that are pre-
sent while switching into a load with the neutral disconnected. Closed-loop control would
result in the overall improvement of the current and voltage waveform THDs.
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Table 12: Topology Comparisons
Focal points SSC Values NPCC Values
Number ofIGBTs
12 12
Compulsory Extra Components Isolation Transformer
3 extra Filter Inductors
3 extra Filter Capacitors
(If placed on primary)
6 Extra Diodes
Control Complexity Low (Normal and Interleaved) High (3-Level SVM)
Topology Performance: SSC (Normal SVM) SSC (Interl. SVM) NPCC (3-Level SVM)
Load Voltage % THD (With TRFR)
Load Voltage % THD (No TRFR)
Load Current % THD
Efficiencies
DC Bus Capacitor Stress
Percentage Power Loss in Capacitor
12.61%
5.36%
2.93%
81%
Higher than NPCC
59.63% more than NPCC
9.95% 7.69%
4.58%
4.21%
90%
Lower than SSC
Lower than SSC
2.99%
80%
Inductor Currents High Losses Lower Losses
Filter Inductor Losses expressed as THD 68.36% 53.3%
Another observation is made of the simulation models. Evident in all the simulation re-
sults is the absence of the lower frequency ripple current components. Attributed to the use of
ideal components, the practical measurements can be used to improve the simulation perform-
ance. Specific target areas are the switches, capacitors, filter inductors and load. The practi-
cal assessment has identified that the impact of three-phase, laminated steel core inductors
and transformers on the modulation of the waveforms is significant, in both the low and high-
frequency range. However, it should also be remembered that simulation models are often
used to provide insight and are not necessarily required to be totally accurate. In this regard
the simulation models shown have modelled the practically measured waveforms with a fair
amount of accuracy.
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Investigation into the performances of the SSC and NPCC topologies has been performed
on a number of levels. In the process of determining the characteristics of the two converter
topologies, it was shown that the capabilities of the converter based technology offer a far su-
perior solution to general power quality mitigation and transformation than those of the tradi-
tional devices. In the quest to perform these functions at higher power ratings, various multi-
level converters were evaluated. Ultimately the choice of the SSC and NPCC, selected for
comparison, lay in their simplicity and independence of specialised design and implementa-
tion constraints. The performance evaluation of each of the topologies is listed on a per-
topology basis, and yields the following findings:
7.1 Investigation Summary of the sse Topology (Normal SVM)
7.1.1 Positive Elements:
• A low complexity control technique and straightforward implementation.
• Natural balancing of DC bus capacitors after transients.
• Dominant switching harmonics appear at 6 kHz and multiples thereof.
• Low voltage stresses, attributed to structure and switching scheme.
• Low %THD load current.
• No extra silicon devices required, only the 12 switches.
• Number of levels easily increased for higher voltage operation.
• Higher quality open-loop waveform modulation.
• Modular converter construction can be used, ensuring lower parasitic components.
7.1.2 Negative Elements:
• High number of passive components (specialised transformer, 3 extra inductors and
3 extra filter capacitors if placed on transformer primary).
• Higher losses in DC bus capacitors than NPCC, thus requiring higher ripple current
ratings.
• High %THD in filter inductor current, when compared to NPCC, implying higher
losses per inductor for each of the 6 filter inductors.
• Higher switching losses as all 12 switches and their anti-parallel diodes have con-
duction and switching losses.
• Lower overall efficiency than NPCC, attributed to higher capacitor, inductor and
switching losses.
• 3rd harmonic voltage components on output waveform due to transformer connec-
tions, need to connect load neutral to transformer which can result in high 3rd har-
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monic currents flowing due to load imbalance.
7.2 Investigation Summary of the SSC Topology (Interleaved SVM)
7.2.1 Positive Elements:
• A low complexity control technique slightly more complex in implementation than
normal SVM.
• Fastest natural balancing mechanism of DC bus capacitors of all topologies after
transients.
• Low voltage stresses, attributed to structure and switching scheme.
• Low %THD load current.
• Dominant switching harmonics appear at 12 kHz and multiples thereof.
• Reduction in filter capacitance possible, due to interleaved switching.
• No extra silicon devices required, only the 12 switches.
• Number of levels easily increased for higher voltage operation.
• Higher quality open-loop waveform modulation.
• Modular converter construction can be used, ensuring lower parasitic components.
7.2.2 Negative Elements:
• High number of passive components (specialised transformer, 3 extra inductors and
3 extra filter capacitors if placed on transformer primary).
• Higher losses in DC bus capacitors than NPCC, thus requiring higher ripple current
ratings.
• High %THD in filter inductor current, when compared to NPCC, implying higher
losses per inductor for each of the 6 filter inductors.
• Higher switching and conduction losses, identical to SSC using normal SVM.
• Lower overall efficiency than NPCC, attributed to higher capacitor, inductor and
switching losses.
• Same transformer constraints as found for SSC using normal SVM.
7.3 Investigation Summary of the NPCC Topology
7.3.1 Positive Elements:
• No extra passive components required than normal.
• Low voltage stresses, attributed to structure and switching scheme, high number of
levels in stepped voltage output.
• Lower switching losses attributed to long zero states with only 6 switches operating
at the switching frequency, no anti-parallel diode conduction since freewheeling
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diodes conduct all freewheeling currents.
• Lowest percentage losses in DC capacitors thus required ripple current ratings are
lower.
• Lowest %THD in filter inductors, implying lowest losses for inductors, occurring
in a lower number of inductors.
• Highest efficiency of the two topologies, attributed to lower switching, DC capaci-
tor and filter inductor losses.
• Isolation transformer not required.
7.3.2 Negative Elements:
• High complexity control technique, with stability dependant on switch selection se-
quence.
• Requires 6 extra freewheeling diodes.
• Low %THD load current.
• Waveform modulation quality dependant on switch sequence selection.
• DC bus capacitor unbalancing severely affected by the switching of medium volt-
age vectors.
• A dominant switching harmonics appears at 3 kHz, requiring low cut-off frequen-
cies of low-pass filters.
• Increase in number of diode clamped output voltage levels is problematic, requires
DC bus capacitor charge control.
• Open-loop modulated waveforms have largest %THD of the three topologies com-
pared.
• Parasitic components are more problematic for the NPCC as switches and free-
wheeling diodes need to be placed in close proximity to the DC bus and each other
in order to reduce parasitic elements .
7.4 Overall Summary
The practical comparison serves well to identify specific shortcomings in either of the to-
pologies. While the NPCC proves to be the more efficient topology, it is evident that the
modulation process is complex, with DC bus voltage unbalance a far more severe criterion.
For the SSC, it is noted that although the efficiency is lower, various other aspects make it an
attractive topological choice, for instance its modularity.
Each of the topologies has further merits when considering the application of the convert-
ers. An NPCC would tentatively be the converter of choice where a high output voltage, with
no transformer, is required, i.e. an in-line active rectifier with regeneration capabilities for
traction applications. The SSC would tentatively be more attractive in a shunt or series com-
pensating topology where a transformer is already required. Even though the NPCC compo-
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nent count is lower, making it less expensive, the SSC has the advantage of being able to use
modular building blocks. These modular blocks are standard converters, with lower complex-
ity, constructed from components that are available in large quantities. It is this low complex-
ity and modularity that makes the SSC an attractive option. By trying to obtain even higher
operating voltages, the usage of a five-level diode clamped device would be sought. A varia-
tion of the NPCC, able to generate more stepped voltage output levels, is also substantially
more complex than that of a3-level SSC.
7.5 Future Work
Future work should focus on investigations into alternative switching techniques for both
topologies. Further optimised switching techniques using the work listed in [59].
Efficiency comparisons need to be performed at higher power levels, while using closed-
loop control, mitigating the low %THD in the modulated waveforms.
Creating simulation models, using more accurate component models and modelling of the
converter losses with higher accuracy, taking into account the effects of the transformers and
inductors using laminated steel cores at the high switching frequencies.
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Appendix A SIMPLORER®Simulation Models
A.I Model for the Series-Stacked Converter - Normal SVM Switching
Normal SVM for the 2-level SSC is implemented using the simulation package SIM-
PLORER®. The simulation involves the graphical modelling of the converter topology using
the Internal Schematic tool, the model seen in Figure A-I. Two DC sources are used to
supply the DC busses of the individual converters. The outputs of each of the three-phase
converters are switched into individual isolation transformers. Voltage isolation is achieved
in this way, while the output connections ensure that the individual components sum to form
the three-winding transformer. The load is a resistive load.
Figure A-I: Normal SVM - sse Graphical Model
(1hII1a>=O)AND (tt.ta<pil3) theta>·1I3·pI
Figure A-2: Normal SVM - Sector Determination Process
A p.u. Reference vector, Vrej, is specified in terms of ma, and is rotated through 3600• The
step angle e is a function of the switching and fundamental frequencies. Determination of the
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relevant sector that Vre/ is situated in is performed using the state graph modules seen in
Figure A-2. The process is started at the state with the dot in it. The size of e is determined,
and the sector that it lies in, is selected and latched until Vre/passes one of the switching state
boundaries, located every 60°. The process then loops around and a new sector is selected.
With the sector selected, e is referred back to sector 0 and renamed 0. Each time esteps, 8 is
updated, until e reaches the switching state boundary of its current sector selection and the
process re-starts.
Occurring at the same time as the sector determination, the duty cycles are calculated, us-
ing the state graphs seen in Figure A-3. The duty cycles are zero assigned after each calcula-
tion. Seen also is the usage of 8 in the calculations.
D_2;zma·SIN(delta)
D_O:-(1-{D_,+D_2»
Figure A-3: Normal SVM - Duty Cycle Calculation
The results of these two processes are used to determine the switching states the process of
which can be seen in Figure A-4.
":-0
8:-0
C:III() C:-O C:II(I
.4.:0(1
8:-0
C:-O
I>. Tat+(O'025)
p.Tlt+(II"O.25}+(I1"O.$) t>- 'r ..... (0"O.75)+(ll·0.5)+(12·0.5) t)ol rll+(lI'O.75)+tl+t2
t>- rlt+(IO"O.2$}fit1"O.S)t'CtZ"O.5} 1)0· T8t+«<)'O.75}+(tf'O.5)+t2 I u Tac+('O'O_)+t1 +t2
_""-'
e>-TIt+(I)"O.25)+(t2*O.5) 1>"T8t+(I)'O.75)+(ll"O.5)+(tz"O.5) l""rlt+{IO'O.75)+t1+t2
I>. Tac+(O'025) t>·rll+(O'O.25)+(I1"O.5)+{I2'O.5) I»Tlt+(O'O.15)+ll+(t2"O.5)
":-0
I!!I:-O
C:III()
t>·Tat+(O'0.25)+(I1"O.5) 1>·Tac+{O·O.75)+{U'O.5)+(t2"O.5)
":-0 A.:OI()
B:-O 8:-0
C:-l
1>·rII+(KI"O.75)+11+t2
'0_1+"+12
A:-O ,,:l1l(I
8:111() 8:-0
C:" C:-O
8:111()
C:III()
IhTat+(IO"O.25)+(12"Q.5} '>-111+(1O"O.75)+(ll"O.5)+(Q"0.5) 1>·Tac+(I)"O.75)+t1+t2-, 1_r.t+{I)"O.25} 1,,·r.('tiIO"O.25)+{t1-O.5)+(t2"O.5) I_T.It+("'O .• )+tl+t2
Figure A-4: Normal SVM - Switch State Selection Process.
The process is once again initiated by setting up the initial conditions, seen in the first state
element. Here the duty cycles are converted from a percentage of the switching time to a real
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time based value. Thereafter the sector that has been selected, by the previously mentioned
processes, will initiate the selection of the switch states for their desired duration. When state
A is set equal to 1, then the A-phases of both converters are required to be set to a P state, i.e.
the top switch of each of the A-phases is required to be closed.
A=l
<>A
A=O
Anew:=A
<>A
6=1
Cnew<>C
c=
c=o
Cnew:=c
<> 6
6=0
Figure A-5: Normal SVM - Gate Drive Selection and Multiplexing Process.
To enable this the state graph module seen in Figure A-5 is used. The signals are multi-
plexed and sent to the gates of both converters making up the series-stacked converter. Initi-
ating these states permits the successful simulation of the Series-Stacked Converter using
normal SVM.
A.2 Model for the Series-Stacked Converter - Interleaved SVM
Switching
The interleaved SVM simulation technique was implemented using the SSC graphical
model seen in Figure A-6.
-~-'
Figure A-6: Interleaved SVM - sse Graphical Model
The major difference to the previously discussed simulation model is that of the addition of
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a phase-shifted carrier in the simulation. The application of the extra carrier is seen in Figure
A-7. Making use of saw tooth timing function modules generates each carrier. The operation
of one of the modules is to be discussed first. An angle, 0, is generated and kept constant
throughout one switching period. This is done by allowing the saw tooth waveform, which
counts up to a numerical value of 166.6~s, to latch the angle 0 after 10~s into its count. The
phase of Fsw2 is set 1800 out of phase to that of Fsw, thereby creating the phase shifting re-
quired for interleafing.
SET := lheta2:=Ph SET := lheta:=Ph
Fsw2>=sampJe2 Fsw2<sample2 Fsw>=sample
Fsw2
[fM
f:= 6000
am := 83.3335u
ph := 180
Fsw<sample
Ph
[fM
Fsw
[fM
f:= 6000
am := 83.3335u
ph :=0
f:= 50
am :=pi
ph:= 0
Figure A-7: Interleaved SVM - Phase Shifting of Carrier
Two angles are generated, 0 and O2, and sent to two separate sector-determining modules,
each identical to that seen in Figure A-2. With the angles generated, a common modulation
index can be chosen for Vrej and sent to the duty cycle generating modules, both being identi-
cal to that seen in Figure A-3. Using the appropriate formulas, the calculated duty cycles are
sent to the switching state selection processes. The same modules as seen in Figure A-4 are
used, with the exception that their outputs are designated x and x_2, where x = phases A,
B&C.
The next step is to select the correct switches after the switching times are determined, and
this is performed using the converter gate drive selection module seen in Figure A-8.
A-O AnfIW <>A A_2-O A2.new <>A_2
B=l B_2-1 B2new <> B_2
Bnew::z::B
B=O Bnew <> B B_2=O B2new <> B 2
C=l Cnew<>C C_2=1 C2new <> C_2
A=1
C=O C2new <> C 2
Figure A-8: Interleaved SVM - Converter Gate Drive Selection
These gating pulses are then sent to the graphical model, Figure A-6, and the simulation is
run.
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A.3 Model for the Neutral Point Clamped Converter 3-level SVM Im-
plementation
Implementation of the calculated quantities, of sections 5.3.1.1 and 5.3.1.2 ,into the
simulation model followed the following process. A3-level NPC converter model, Figure
A-9, was created using the graphical interface of the SIPMLORER® package. The simula-
tion parameters, listed in Table 6, were used.
Figure A-9: The 3-Level NPCC Simulation Model
The Vref was again expressed in terms of rna, a p.U value. The reference vector, like be-
fore, is stepped through 3600 in step sizes equal to the fundamental frequency divided by the
switching frequency multiplied with 3600, performed by the state machine shown in Figure
A-lO.
SET := theta:=Pt
Fsw>=sample Fsw<sample
Figure A-lO: 3-Level SVM Reference Generator
As was the case for the 2-level SVM method of sector determination, the 3-level SVM uses
the same method for this process. The process is shown in Figure A-II. The angle e is again
rotated back into the first sector, made possible because of the circular symmetry of the
switching vectors. The sector in which the reference vector is located in, determines the angle
magnitude subtracted from the angle e. This process provides the next process with the size
of the angle 8, as well as flagging the relevant sector as active, another state used later in the
3-level SVM process.
In Figure A-II the sector selection is reset to equal zero, once the angle e has been incre-
mented past the limiting boundaries. This is observed on the far right of the figure. As the
boundary is passed the next sector can be selected, depending on the size of the angle. This
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process is flexible enough that it can compensate for any sudden changes in the reference an-
gle. This condition would typically arise when non-linear waveforms have to be modulated.
(theta >= pi) AND (theta < ·pi)
(theta>=O) AND (theta<pi/3) theta>=1/3·pi
(theta =pil3) AND (theta<213·pl) theta>=213·pi
2·ma·SIN(pi/3+deIta)<·1
2·ma·SIN(pi/3-deIta»=1
SET ;- s8Ctor5:=1
Figure A-lt: 3-Level SVM Sector Detection Process
Unlike 2-level SVM, the 3-level SVM control strategy requires the knowledge of the re-
gional positioning of the reference vector, as discussed when deriving the boundary condition
equations (5.17) to (5.20). These equations are implemented into the simulation model using
the process depicted in Figure A-12, which is identified within the simulation as the regional
selection criteria.
--+-----0---- )!den<>delta
reglon4:"1
(2·ma·SIN(pi/3+ »1) AND (2"ma·SIN(pi/3-delta)<l) AND (2·ma·SIN(delta)<1)
delt<>delta
delt<>delta
delt<>delta
Figure A-12: 3-Level SVM Region Determination Process
Region 3, as discussed when deriving the formulae, is defined by the reference vector not
conforming to any of the conditions of the three other regions.
With the correct region selected, the simulation uses the process seen in Figure , for the
implementation of the duty cycles in each region. This process requires the regional selection
from the process in Figure A-13, and thereafter it calculates the required duty cycles.
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true
D_VO,"(1-Tma'SIN(pi/3+do1tall
D_v1,-(Tma'SIN(_1l
O_V4:z(2"ma"SIN(deIta»
C_V2:=O
D_V3:=O
O_V5:=O
ragion1:-O
reglon2=1
region3"'1
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Figure A-13: 3-Level SVM Duty Cycle Calculation Process
This process then sends the appropriate duty cycles to the process seen in Figure A-I4. Al-
though rather busy, this process selects the required switching state, depending on the sector
selection, Figure, and implements the calculated duty cycle to the appropriate switching vec-
tors. The process provides a base for all the relevant switching states, in all the regions of
each sector. No matter where the reference is located within the sector, the duty cycle periods
will ensure that the correct states, in the string of possible states, is selected. This is because
the regional times calculated, only activate the switching state that corresponds to its duty pe-
riod, Figure A-I4. So each sector is accounted for and all possible switching states are made
available. The switch sequencing within each sector ensures that the smallest switching vec-
tor is used first and thereafter the medium vectors, followed by the large switching vectors.
Also seen in Figure A-I4 is the toggling between the upper and lower small switching vec-
tors. This helps with the cancelling of the effect that the small voltage vectors have on the DC
bus capacitors.
The output of the duty cycle and switch state processes, in Figure A-13 and Figure A-I4,
are subsequently sent to the process seen in Figure A-IS. Here the gating pulses, for the 3-
level NPC converter, are generated and implemented in the model seen in Figure A-9.
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Figure A-IS: 3-level SVM gating pulse generation process.
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B.l Duty Cycle Calculations for 3-Level SVM for the NPCC
The calculation of the duty cycles for the remaining regions, regions 2 to 4 not covered in
Chapter 4, of sector 0 is performed using the same procedure as that for Region 1. The vector
placement and duty periods for each vector are seen in Figure B-1, while the vector lengths
are seen in Figure B-2.
Vs
,
P:
,,,,,,,
I a
Figure B-1: Vector and Duty Cycle Placement for
3-level SVM
Figure B-2: Vector Lengths
Equation (B.1) is once again used throughout these following calculations as the first
assumption.
Da+Db+De=l (B.1)
Using the vectors in Figure B-1 and the duty ratio makeup of equation (B.1), formulas for
all the regions can be derived and are seen below.
Region 2:
(B.2)
Region 3:
(B.3)
Region 4:
Vs 'Da +v3 ·Db +V4 'De = vref (B.4)
Standard trigonometric identities, used extensively in this section, are listed as follows:
sin 7r =.J3 AND sin 7r =..!.
3 2 6 2
7r 1 7r .J3cos-=- AND cos-=-
3 2 6 2
(B.5)
Furthermore the definition of the reference vector in its polar format is listed as:
rL8 = r.( cos8 + jsin8) (B.6)
Taken from the Space Vector Modulation theory, the following is also widely used:
.J3vref = V 'ej8 with V = 2·ma (B.7)
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Using the above identities the duty cycles for each region can be calculated as follows:
B.I.I Derivation of the Duty Cycle Formulae in Region 2
In this region the vectors shown in (B.2) have the following values, derived from the per
unit values seen in Figure B-2.
1 .jj j!!_
~ =- AND V2 =1 AND V3 =-·e 62 2
Using (B.2) and (B.6) the following solution is obtained:
LDa + .jj(cos 1r + jsin 1r).Db «D; = v.( cos é + jsin8)226 6
These values are then separated into their real and imaginary components. Applying the
identities in (B.5) to these real and imaginary values yield the following:
Re: LDa+~·Db+De=Vcos8 AND Im : .jj.Db=vsin82 4 4
Using the above solution and (B.l), a matrix like that seen below is constructed.
4
Using Gaussian elimination the following is obtained:
4
Applying the identity (B.7) into (B.8) yields the following for Db:
Db = 2ma -sin é
Substituting (B.9) into the matrix in (B.8), yields the following:
1 1 1
-Db +-D = V ·cos8--
4 2 e 2
The equation can be simplified using the identities from (B.5) and yields the following:
o ~ ·[~:l=[vcos~-~l
e Vsm8
o
(B.8)
4
o .jj
(B.9)
De = V -( 2cos8-1sin é )-1
= ~ V -[ ~ cos é' -~sin8 )-1
= ~ V .sin (; - 8)-1
Applying (B.7) to this the following is obtained:
De = 2·ma .sin(; -8)-1 (B.IO)
Substituting (B.lO) and (B.9) into the matrix labelled (B.8) enables the solution below to
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be obtained. This can be simplified by using identities from (B.5).
D = l-_i_V -sin é -_i_v .(.jjcoso _..!..Sino)+ 1a.jj .s 2 2
:. Da = 2 - ~ V .sin (~ + 0 )
Finally using (B.7), the following equation is obtained:
D = 2-2·m .sin(Jr +0)a a 3
A summary of the duty cycle formulae for Region 2 can thus be listed as:
Da = 2-2·ma .sin( ~ +0)
(B.Il)
D = 2·m .sin(Jr -0)-1e a 3
B.1.2 Derivation of the Duty Cycle Formulae in Region 3
In Region 2 the vectors of the equation numbered (B.3) will have the following values, de-
rived from Figure B-2.
r:; .st .Jr
1 "oJ J- 1 J-Vi =- AND V3=-·e 6 AND V4=-.e 3222
Using (B.3) and (B.6) the following solution is achieved:
1 D .jj( Jr .. Jr) D 1 ( Jr .. Jr) D V ( s: •. s:)2· a +2 cos6+ )sm6 . b +2 cos3+ )sm3 . e = . cos o + j sm o
Separating the real and imaginary components and applying the identities in (B.5) to these
real and imaginary values yield the following:
1 3 1 .jj .jj .
Re: -·D +-·Db+-·D =Vcoso AND Im : -·Db+-·D =Vsmo
2a44e 4 4 e
Applying the above solution and (B.1) to a matrix yields the following:
(B.12)
4 4
Using the technique of Gaussian elimination the following is obtained:
1 1 1 [D 1
o ± -± ~>
o 0 .jj
2
1Vcoso--
2
V sin 0 -.jj.V cos 0 + .jj
2
(B.13)
Choosing the equation with the least unknowns, the following can be determined for the
duty cycle Dc:
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Applying (B.7) yields:
De = 2ma .sin(8 -; )+1
Reapplying it to the matrix in (B.B), it yields the following:
1 1 1
-Db +-D = V ·cos8--
4 4 e 2
Using the identities from (B.5) the equation is rewritten into:
Appendix B
(B.14)
(B.15)
_!_Db= V -cos ó -_!_+_!_[~V .(_!_sin8 - J3 COS8)+ 1]
4 2 4 J3 2 2
:. Db = ~ V -sin é +2V ·cos8-1
= ~ V -( ~ sin8 + ~ cos8 )-1
= ~ V -( cos ; sin 8 + sin ; cos8 )-1
= ~ V .sin ( 8 + ; )-1
Once again applying (B.7) we get the following:
Db =2·ma .sin(8+ ;)-1 (B.16)
Applying the solutions from (B.15) and (B.16) into the matrix seen in (B.B) enables the
solution below to be determined. Simplifying the solution using (B.5) yields:
D =1-~v.(_!_sin8+ J3 cos8+_!_sin8- J3 COS8)
a J3 2 2 2 2
:.Da =1- ~v.sin8
Finally using (B.7) the following equation is derived:
Da =1-2·ma -sin é
To summarise, the equations for the duty cycle calculations are listed below:
Db = 2·ma .sin ( 8 + ; ) -1
D = 2m .sin(8 - ,,)+ 1e a 3
(B.17)
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B.l.3 Derivation of the Duty Cycle Formulae in Region 4
In Region 4 the vectors of equation (B.4) have the following values, determined on a per
unit basis from Figure B-2.
r:; Jf .1r . 1r
'II_' J- 1 J- J-
V3=_. e 6 AND V4=-. e 3 AND Vs = 1·e 32 2
Using (B.4) and (B.6) the following solution is obtained:
( 7[ .' 7[) D J3 ( 7[ .' 7[) D 1 ( 7[ .' 7[) D V ( s: .' s:)cos-+ Jsm-· +- cos-+ Jsm- . b +-. cos-+ Jsm-· = . cOSu +Jsmu3 3 a 26 6 23 3 e
Separating the real and imaginary components and applying the identities in (B.S) to these
real and imaginary values yield the following:
1 3 1 J3 J3 J3 .
Re: -·D +-·Db+-·D =Vcost5 AND Im : -·D +-·Db+-·D =Vsmt5
2a44e 2 a4 4 e
Once again the above solution and (B.I) can be represented by the matrix below:
~i ±r~:l=rvc~olJ3 J3 J3 o, Vsmt5
244
Rearranging the matrix to make the Gaussian elimination simpler the following matrix is
obtained:
(B.18)
1
3
442
J3 J3 J3
442
Applying the Gaussian elimination technique the following is obtained:
2
(B.I9)o
o 0
Choosing Da, the function with the least unknowns, the following is determined:
Da = ~ V .sint5-1 (B.20)
Applying (B.7) yields:
Da =2ma ·sint5-1
Re-substituting it into the matrix in (B.I9), yields the following:
1 1 1
-Db +-D = V·cost5--
2 4 a 4
The identities from (B.S) allow the equation to be rewritten as:
(B.2I)
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Db = ~ V -( ~ cos 8- ~ sin 8)
:. Db = ~ V -( sin ~ cos 8_.cos ~ sin 8)
= ~ V .sin (~ - 8)
Once again applying (B.7) we get the following:
Db = 2·rna ,sin( ~ -8) (B.22)
Applying the solutions from (B.21) and (B.22) into the matrix seen in (B.19) yields the so-
lution below. This is further simplified by using the identities from (B.5).
D = 2- __i_ V .(jj cos 8+ _!_ sin 8)
e jj 2 2
:.o, = 2- ~ V -(sin ~ cos 8 + cos ~ sin 8)
= 2 - ~ V .sin (~ +8 )
Finally using (B.7) the following equation is derived:
o, = 2-2 ·rna .sin( ~ +8) (B.23)
So in summary the equations used to calculate the duty cycles in region 4 listed below:
D = 2-2·rn .sin(7r +8)e a 3
These equations, mentioned in chapter 4, are applied to the simulations and practical model
of the NPCC in order to facilitate the 3-level SVM control technique.
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C.l SSC Normal SVM Code
/*_[ main.c
J __
SSC Normal SVM Code for PEC31
- uses PEC31 support libraries (Libraries written by A.D. Ie Roux)
- function
- perform Normal SVM open-loop conrol
- demonstrate the DAC8413 support functions
G.B. Lee
- 2003
-- -*/
#define C MAIN
#include <math.h>
#include <float.h>
#include "type.h"
#include "c3x.h"
#include "dac8413.h"
#include "ad7891.h"
#include "pwm.h"
#include "lcd.h"
/*----------------~----------------------------------------------------------~ -*/
/*_global vari-
ables -------------------------------------------------------------------------*/
float theta = 0.0; /* angle of reference vector in A-B plane */
float delta = 0.0; /* theta referred back to sector 0 */
float dO,d1,d2; /*duty cycles for vectors vI, v2 & v3 */
FLOAT dA,dB,dC; /*duty cycles for each phase */
FLOAT
FLOAT
wt
Ma
0.0;
0.0;
UINT
UINT
bstate;
fbe = 0;
/*_Switching period & blanking time */
#define Ts (166.67e-6)
#define Td (5.0e-6)
#define Tf (20.0e-3)
#define pi (3.14159265)
FLOAT calc_d1(FLOAT x)
{
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return (Ma*sin(pi*((1.0)/(3.0))-x))
duty cycle dl*/
}
/*use ma and delta to calculate
FLOAT calc_d2(FLOAT x)
{
return (Ma*sin(x)) i
d2*/
}
/*use ma and delta to calculate duty cycle
/*-- -- ---
*/--~ __~ _
void main()
/*__ run at 1 wait-state */
*p_c3x_reg_pbc
/*__ enable instruction cache
asm(" or 0800h,st") i
(3«3) I (1«5) i
*/
/*__ADCs to standby __ */
*((VUINT*)Ox700000)
*((VUINT*)Ox700001)
*((VUINT*)Ox700002)
*((VUINT*)Ox700003)
(AD7891_CNTRL_STBY) «20i
(AD7891_CNTRL_STBY) «20i
(AD7891_CNTRL_STBY) «20i
(AD7891_CNTRL_STBY) «20i
lcd_init() i
/*__ startup PEC3l PWM */
/*__ trigger watch dog__ */
pec31_FPGA_reg->wr.WDTimer 2i
/*__ init PWM */
_pec31_FPGA_PWM_init( &pec31_FPGA_PWM[0], Ts, Td ) i
_pec31_FPGA_PWM_init( &pec31_FPGA_PWM[1], Ts, Td ) i
/*__ setup timing __ */
pec31_FPGA_PWM[0] .p_reg->wr.compare[O] lOOi
pec31_FPGA_PWM[1] .p_reg->wr.compare[O] lOOi
/*__ setup error feedback: OxlFF=no feedbacks checked! */
/* OxlFF = unprotected */
/* OxlCO = protected */
pec31_FPGA_PWM[0] .p_reg->wr.error_mask Ox0103i
pec31_FPGA_PWM[1] .p_reg->wr.error_mask Ox0103i
/*__ clear error feedback */
pec31_FPGA_PWM[0] .p_reg->rd.error_statusi
pec31_FPGA_PWM[l] .p_reg->rd.error_statusi
/*__ set all duty cycles to 50% and enable PWM
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 0,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 1,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 2,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 3,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 0,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 1,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 2,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 3,
pec31_FPGA_reg->wr.PWM_control Ox33i
*/
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) ;
while (1)
{
/*__ update reference phase __ */
theta += ((Ts)/(Tf))*2.0*3.1416i
theta += (theta<2.0*pi? 0.0 : -2.0*3.1416 ) i
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/*__ check push buttons __ */
bstate pec3l_FPGA_reg->rd.Din;
if ((bstate&Ox20) !=O)
{
}
Ma 100.Oe-3*Ts;
else
{
if ((bstate&OxlO) !=O)
{
Ma += 50.0e-3*Ts;
Ma
Ma
Ma );
Ma );
Ma<O.O ? 0.0
Ma>l.O ? 1.0
/* turn on LED__ */
*((VUINT*)Ox700023) OxOl;
/*__poll for end of PWM cycle__ */
while ((pec3l_FPGA_reg->rd.PWM_status & OxOl) != 0);
while ((pec3l_FPGA_reg->rd.PWM_status & OxOl) 0);
/*__ turn off LED__ */
*((VUINT*)Ox700023) = OxOO;
if (theta«(1.0)/(3.0))*pi)
{
delta = theta;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-dl-d2)*(0.5);
/* sector 0 */
de dO;
dB (dO+d2) ;
dA (dO+d2+dl) ;
else if (theta«(2.0)/(3.0))*pi) /* sector 1 */
{
delta = theta-((1.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-dl-d2)*(0.5);
de dO;
dB (dO+dl+d2) ;
dA (dO+dl) ;
else if (theta<pi)
{
/* sector 2 */
delta = theta-((2.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-dl-d2)*(0.5);
de (dO+d2) ;
dB (dO+d2+dl) ;
Appendix C
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dA dO;
else if (theta«(4.0)/(3.0))*pi) /* sector 3 */
{
delta = theta-pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-dl-d2)*(0.5);
de (dO+dl+d2) ;
dB (do ed ï ) ;
dA dO;
else if (theta«(5.0)/(3.0))*pi) /* sector 4 */
{
delta = theta-((4.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-d1-d2) * (0.5) ;
de (dO+d2+dl) ;
dB dO;
dA (dO+d2) ;
else if (theta«2.0*pi))
{
/* sector 5 */
delta = theta-((5.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (1.0-d1-d2)*(0.5);
de (dO+dl) ;
dB dO;
dA (dO+dl+d2) ;
/*__ update FPGA PWM registers __ */
_pec3l_FPGA_PWM_update( &(pec3l_FPGA_PWM[0]) , 0, dA ) ;
_pec3l_FPGA_PWM_update( &(pec3l_FPGA_PWM[0]) , 1, dB ) ;
_pec3l_FPGA_PWM_update( &(pec3l_FPGA_PWM[0]) , 2, de ) ;
_pec3l_FPGA_PWM_update( &(pec3l_FPGA_PWM[1]) , 0, dA ) ;
_pec3l_FPGA_PWM_update( &(pec3l_ FPGA_PWM [1]), 1, dB ) ;
_pec3l_FPGA_PWM_update( &(pec3l_FPGA_PWM[1]) , 2, de ) ;
/*__ write current phase & duty cycles to the DAe */
dac84l3 _update_v( &pec3l_ dac8413, 0, Ma ) ;_
dac84l3 _update_v( &pec3l_ dac84l3, 1, dA ) ;_
dac84l3 _update_v( &pec3l_ dac84l3, 2, dB ) ;_
dac8413 _update_v( &pec3l_ dac84l3, 3, de ) ;_
fbe
fbe
(fbe
(fbe
pec3l_FPGA_PWM[0] .p_reg->rd.error_status) & Ox1FF;
pec3l_FPGA_PWM[1] .p_reg->rd.error_status) & Ox1FF;
lcd_goto(O,O) ;
lCd_prints_ex ("Ma ");
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lcd_printi_ex(100.0*Ma,6,TRUE) ;
lcd_fill_ex(' ');
lcd_goto(O,l);
lcd_prints_ex("FBE = ");
lcd_printi_ex(fbe,6,TRUE) ;
lCd_fill_ex(' ');
lcd_ex() ;
/* __trigger the dog__ */
if (fbe == 0)
pec31_FPGA_reg->wr.WDTimer 2;
C.2 SSC Interleaved SVM Code
/*__[ main. c
J __
SSC Normal SVM Code for PEC31
- uses PEC31 support libraries (Libraries written by A.D. Ie Roux)
- function
- perform Normal SVM open-loop conrol
- demonstrate the DAC8413 support functions
G.B. Lee
- 2003
_______________*/
#define C MAIN
#include <math.h>
#include <float.h>
#include "type.h"
#include "c3x.h"
#include "dac8413.h"
#include "ad7891.h"
#include "pwm.h"
#include "lcd.h"
/* ~ --
~ ~_*/
/* __global vari-
abIes ______________________________________________________________________ ---
*/
float theta 0.0; /* angle of reference vector in A-B plane */
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float delta = 0.0; /* theta referred back to sector 0 */
float dO,d1,d2; /*duty cycles for vectors vl, v2 & v3 */
FLOAT dA,dB,dC; /*duty cycles for each phase */
FLOAT
FLOAT
wt
Ma
0.0;
0.0;
UINT
UINT
bstate;
fbe = 0;
INT polarity = 1; /*used to toggle duty-cycle writing between PWMO & PWMl
*/
/*__ Switching period & blanking time */
#define Ts (166.67e-6)
#define Td (5.0e-6)
#define Tf (20.Oe-3)
#define pi (3.14159265)
FLOAT calc_d1(FLOAT x)
{
return (Ma*sin(pi*((l.0)/(3.0))-x))
duty cycle dl*/
}
/*use ma and delta to calculate
FLOAT calc_d2(FLOAT x)
{
return (Ma*sin(x)) ;
d2*/
}
/*use ma and delta to calculate duty cycle
/* --------~----------------------------------------------------
--~__~~~-----*/void main ()
/*__ run at 1 wait-state */
*p_c3x_reg_pbc
/*__ enable instruction cache
asm(" or 0800h,st");
(3«3) I (1«5);
*/
/*__ADCs to standby __ */
*((VUINT*)Ox700000)
*((VUINT*)Ox700001)
*((VUINT*)Ox700002)
*((VUINT*)Ox700003)
(AD7891_CNTRL_STBY) «20;
(AD7891_CNTRL_STBY) «20;
(AD7891_CNTRL_STBY) «20;
(AD7891_CNTRL_STBY) «20;
lcd_init ();
/*__ startup PEC3l PWM */
/*__ trigger watch dog__ */
pec31 FPGA reg->wr.WDTimer
/»__i-;;'it PWM */
_pec31_FPGA_PWM_init( &pec31_FPGA_PWM[01, Ts, Td );
_pec31_FPGA_PWM_init( &pec31_FPGA_PWM[11, Ts, Td );
2·,
/*__ setup timing __ */
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pec31_FPGA_PWM[0] .p_reg->wr.compare[l]
pec31_FPGA_PWM[0] .count_maxi
pec31_FPGA_PWM[1] .p_reg->wr.compare[O]
/*was this:
pec3l_FPGA_Pw.M[0}.p_reg->wr.compare[0}
pec3l_FPGA_Pw.M[1}.p_reg->wr.compare[0}
Appendix C
lOOi
ioo,
100,'*/
/*__ setup error feedback: OxlFF=no feedbacks checked! */
/* OxlFF = unprotected */
/* OxlCO = protected */
pec31_FPGA_PWM[0] .p_reg->wr.error_mask Ox0103i
pec31_FPGA_PWM[1] .p_reg->wr.error_mask Ox0103i
/*__ clear error feedback */
pec31_FPGA_PWM[0] .p_reg->rd.error_statusi
pec31_FPGA_PWM[1] .p_reg->rd.error_statusi
/*__ set all duty cycles to 50% and enable PWM
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 0,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 1,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 2,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[0], 3,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 0,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 1,
_pec31_FPGA_PWM_update( &pec31_FPGA_PWM[1], 2,
_pec31_FPGA_PWM_update( &pec3l_FPGA_PWM[1], 3,
pec3l_FPGA_reg->wr.PWM_control Ox73i
while (1)
{
/»__update
theta +=
let cycle run twice
theta +=
*/
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
0.5 ) i
reference phase __ */
((Ts)j(Tf))*2.0*3.l4l6*0.5i /*dividing by 2 again to
as fast FOR INTERLEAVING */
( theta<2.0*pi ? 0.0 : -2.0*3.1416 ) i
/*__ check push buttons __ */
bstate pec31_FPGA_reg->rd.Dini
if ((bstate&Ox20) !=O)
{
Ma 100.Oe-3*Tsi
else
{
if ((bstate&OxlO) !=O)
{
Ma += 50.0e-3*Tsi
Ma
Ma
Ma ) i
Ma ) i
Ma<O.O ? 0.0
Ma>1.0 ? 1.0
/*__ turn on LED__ */
*((VUINT*)Ox700023) OXOli
/*__poll for end of Pw.M cycle__ */
if (polarity == 1) /* done only once per PWM period */
/* - routine is running at twice switching frequency */
while ((pec31_FPGA_reg->rd.PWM_status & OxOl) != 0) i
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while ((pec31_FPGA_reg->rd.PWM_status& OxOl) 0);
/*__ turn off LED__ */
*((VUINT*)Ox700023) = OxOO;
if (theta«(l.0)/(3.0))*pi)
{
delta = theta;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (l.O-dl-d2)*(0.5);
/* sector 0 */
de dO;
dB (dO+d2);
dA (dO+d2+dl);
else if (theta«(2.0)/(3.0))*pi) /* sector 1 */
{
delta = theta-((l.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (l.O-dl-d2)*(O.5);
de dO;
dB (dO+dl+d2);
dA (dO+dl);
else if (theta<pi)
{
/* sector 2 */
delta = theta-((2.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (l.O-dl-d2)*(O.5);
de (dO+d2);
dB (dO+d2+dl);
dA dO;
else if (theta«(4.0)/(3.0))*pi) /* sector 3 */
{
delta = theta-pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (l.0-dl-d2)*(O.5);
de (dO+dl+d2);
dB (dO+dl);
dA dO;
else if (theta«(5.0)/(3.0))*pi) /* sector 4 */
{
delta = theta-((4.0)/(3.0))*pi;
dl calc_dl(delta);
d2 calc_d2(delta);
dO (l.O-dl-d2)*(O.5);
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de (dO+d2+d1) ;
dB dO;
dA (do+dz ) ;
else if (theta«2.0*pi))
{
1* sector 5 *1
delta = theta-((5.0)/(3.0))*pi;
dl calc_d1(delta);
d2 calc_d2(delta);
dO (1.0-d1-d2)*(0.5);
de (dO+d1) ;
dB dO;
dA (dO+d1+d2) ;
I*__ update FPGA Pw.M registers __ *1
if (polarity == -1)
{
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[0]), 0, dA );
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[0]), 1, dB );
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[0]), 2, de );
if (polarity == 1)
{
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[1]), 0, dA );
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[1]), 1, dB );
_pec31_FPGA_PWM_update( &(pec31_FPGA_PWM[1]), 2, de );
I*testing phase shift*1
1*_pec31_FPGA_Pw.M_update( &(pec31_FPGA_Pw.M[0}), 0, 0.5 ) ;
_pec31_FPGA_Pw.M_update( &(pec31_FPGA_Pw.M[0}), 1, 0.5 ) ;
_pec31_FPGA_Pw.M_update( &(pec31_FPGA_PWM[0}), 2, 0.5 ) ;
_pec31_FPGA_Pw.M_update( &(pec31_FPGA_Pw.M[1}), 0, 0.5 ) ;
_pec31_FPGA_Pw.M_update( &(pec31_FPGA_Pw.M[1}), 1, 0.5 ) ,.
_pec31_FPGA_Pw.M_update( &(pec31_FPGA_Pw.M[1}), 2, 0.5 ),"*1
1*__ wxi te current phase & duty cycles to the DAe *1
dac8413 _update_v( &pec31_ dac8413, 0, Ma ) ;_
dac8413 _update_v( &pec31_ dac8413, 1, dA ) ;_
dac8413 _update_v( &pec31_ dac8413, 2, dB ) ;_
dac8413 _update_v( &pec31_ dac8413, 3, de ) ;_
fbe
fbe
(fbe
(fbe
pec31_FPGA_PWM[0] .p_reg->rd.error_status) & Ox1FF;
pec31_FPGA_PWM[1] .p_reg->rd.error_status) & Ox1FF;
lcd_goto(O,O) ;
lCd_prints_ex ("Ma =");
lCd_printi_ex(100.0*Ma,6,TRUE) ;
lcd_fill_ex(' ');
lcd_goto(O,l) ;
lcd_prints_ex ("FBE = ");
lcd_printi_ex(fbe,6,TRUE) ;
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lcd_fill_ex(' ') i
lcd_ex() i
/*__ trigger the dog__ */
if (fbe == 0)
pec31_FPGA_reg->wr.WDTimer 2i
polarity *= -li
C.3 NPCC 3-1evel SVM Code
/*-----------------Started 02/08/2001----------------
*
/*__[ main. c
J __
NPCC 3-level SVM Code for PEC31
- uses PEC31 support libraries (Libraries written by A.D. Ie Roux)
- function
- perform Normal SVM open-loop conrol
- demonstrate the DAC8413 support functions
G.B. Lee
- 2003
* --------------------------------------------------*/
#define C MAIN
#include <math.h>
#include <float.h>
#include "type.h"
#include "c3x.h"
#include "pwm.h"
#include "dac8413.h"
#include "ad7891.h"
#include "lcd.h"
/*---------------------------------------------------
* Global Variables
* --------------------------------------------------*/
INT TC = 0;
FLOAT theta = 0.0;
FLOAT ma = 0.4;
FLOAT Da,Db,Dc;
UINT v1,v2,v3;
FLOAT sD1,sD2,sD3;
vector */
/* phase of reference vector */
/* modulation index */
/* duty cycle vectors */
/* three vectors to switch */
/* correct duty cycles for each
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FLOAT deltai
0&ltdelta«pi/3) */
INT regi
in */
INT posY = li
- vectors */
INT ripple = Oi
INT rippleEn = Oi
/* equivalent to theta but
/* region which reference vector is
/* use + vectors else (posV=O) use
/* counter for 150Hz ripple */
/* ripple enable 0 off 1 = on */
UINT bstatei
UINT fbe = Oi
/* button state */
#define Ts (166.6667e-6) /* sampling period */
#define Td (5e-6) /* dead time */
#define Tf (20e-3 ) /* fundemental frequency */
#define pi (3.14159265359) /* pi */
#define ma m (200e-3) /* ma multiplier for buttons */
/*----------------Vector Definitions-----------------
* Each vector code is 6 bits long
* Each pair of bits represents the state of one phase
* 00 zero
* 01 posi tive
* 10 negative
*
* e.g. 000110 = Ox06
* A
B
C
zero
positive
negative
*
*
** --------------------------------------------------*/
#define 000 (OxOO) /* zero vector 000000 */
#define POO (OxlO) /* positive small vector 010000 */
#define ONN (OxOA) /* negaitive small vector 001010 */
#define PPO (Ox14) /* positive small vector 010100 */
#define OON (Ox02) /* negaitive small vector 000010 */
#define OPO (Ox04) /* positive small vector 000100 */
#define NON (Ox22) /* negaitive small vector 100010 */
#define OPP (Ox05) /* positive small vector 000101 */
#define NOO (Ox20) /* negaitive small vector 100000 */
#define OOP (OxOl) /* positive small vector 000001 */
#define NNO (Ox2S) /* negaitive small vector 101000 */
#define POP (Oxll) /* positive small vector 010001 */
#define ONO (OxOS) /* negaitive small vector 001000 */
#define PON (Ox12) /* medium vector 010010 */
#define OPN (Ox06) /* medium vector 000110 */
#define NPO (Ox24) /* medium vector 100100 */
#define NOP (Ox2l) /* medium vector 100001 */
#define ONP (Ox09) /* medium vector 001001 */
#define PNO (OxlS) /* medium vector 011000 */
#define PNN (OxlA) /* large vector 011010 */
#define PPN (Ox16) /* large vector 010110 */
#define NPN (Ox26) /* large vector 100110 */
#define NPP (Ox25) /* large vector 100101 */
#define NNP (Ox29) /* large vector 101001 */
#define PNP (Ox19) /* large vector 011001 */
/*---------------------------------------------------
*
* Main code body
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*
* --------------------------------------------------*/
void main() {
/* Run at 1 wait-state */
*p_c3x_reg_pbc (3«3)
/* Enable instruction cache */
asm(" or 0800h,st");
(1«5) ;
lcd_init() ;
/* Trigger watch dog */
pec31_FPGA_reg->wr.WDTimer 2;
*((volatile unsigned int*)Ox7000bO) OxFFF;
/* Set all vectors to zero */
_pec31_FPGA_PWM_vector( &pec31_FPGA_PWM[0], 0, 0 );
_pec31_FPGA_PWM_vector( &pec31 FPGA_PWM[O], 1, 0 );
_pec31_FPGA_PWM_vector( &pec31_FPGA_PWM[0], 2, 0 );
_pec31_FPGA_PWM_vtimes( &pec31_FPGA_PWM[1], 0, 0.2 );
_pec31_FPGA_PWM_vtimes( &pec31_FPGA_PWM[1], 1, 0.3 );
_pec31_FPGA_PWM_vtimes( &pec31_FPGA_PWM[1], 2, 0.5 );
pec31_FPGA_reg->wr.PWM_control Ox33;
while (1) {
/* Adjust modulation index with push buttons */
/*bstate pec31_FPGA_reg->rd.Dini*/
bstate *((volatile unsigned int*)Ox70008f);
if ((bstate&Ox20) 1=0)
{
ma 100.0e-6*ma_m; /* decrease duty cycle */
else
if ((bstate&Ox10) 1=0)
{
ma += 50.0e-6*ma_m; /* increase duty cycle */
ma
ma
ma<O.O ? 0.0
ma>1.0 ? 1.0
ma );
ma );
/* Turn on LED */
*((VUINT*)Ox700023) Ox01;
/* Poll for end of PWM cycle */
/* Uses compares (see manual) to check for end of triangle */
while ((pec31_FPGA_reg->rd.PWM_status & Ox06) 1= 0);
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while ((pec31_FPGA_reg->rd.PWM_status & Ox06) 0);
/* Turn off LED */
*((VUINT*)Ox700023) OxOO;
/*---------------------------------------------------
* Determine duty cycles
* --------------------------------------------------*/
/* Determine delta */
delta = theta;
while (delta>(1.0j3.0)*pi)
delta -= (1.0j3.0)*pi;
Appendix C
degrees */
}
/* clamp delta to < 60
if ( 2*ma*sin(pij3+delta) <= 1 ) {
reg = 1;
Da 2*ma*sin(pij3-delta);
Db = 1-2*ma*sin(pij3+delta);
Dc = 2*ma*sin(delta);
else if ( 2*ma*sin(pij3-delta) >= 1 ) {
reg = 2;
Da 2-2*ma*sin(pij3+delta) ;
Db = 2*ma*sin(delta);
Dc = 2*ma*sin(pij3-delta)-1;
else if ( 2*ma*sin(delta) >= 1 ) {
reg = 4;
Da 2*ma*sin(delta)-1;
Db 2*ma*sin(pij3-delta);
Dc 2-2*ma*sin(pij3+delta);
else
reg = 3;
Da 1-2*ma*sin(delta);
Db 2*ma*sin(delta+pij3)-1;
Dc 2*ma*sin(delta-pij3)+1;
/* Region 1 */
/* Region 2 */
/* Region 4 */
/* Region 3 * /
/*---------------------------------------------------
* Determine which sector reference vector is in
* and determine switches duty cycles
* --------------------------------------------------*/
if ( theta < (1.0j3.0)*pi ) { /* Sector 0 */
if ( posY == 1 ) {
if ( reg == 1 ) {
v1 000;
v2 = POOi
v3 = PPO;
sD1 Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2 ) {
v1 POOi
v2 = PNN;
v3 = PON;
sD1 Da;
sD2 = Dc;
sD3 = Db;
else if ( reg
v1 POOi
v2 = PPO;
3 ) {
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else
if
Appendix C
v3 = PON;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vl PPO;
v2 = PON;
v3 = PPN;
sDl Dc;
sD2 Db;
sD3 Da;
else {
if ( reg -- 1 ) {
vl 000;
v2 = aNN;
v3 = aaN;
sDl Dbi
sD2 = Dai
sD3 = DCi
else if ( reg 2) {
vl ONNi
v2 = PNN;
v3 = PON;
sDl Dai
sD2 = DCi
sD3 = Db;
else if ( reg 3 ) {
vl ONNi
v2 = OONi
v3 = PON;
sDl Dai
sD2 = DCi
sD3 = Dbi
else if ( reg
vi v oos.
v2 = PONi
v3 = PPNi
sDl Dc;
sD2 Db;
sD3 Dai
4 ) {
if ( theta < (2.0j3.0)*pi
( posY -- 1 ) {
if ( reg -- 1 ) {
vl 000;
v2 = PPOi
v3 = OPOi
sDl Db;
sD2 = Dai
sD3 = DCi
else if ( reg 2 ) {
vl PPO;
v2 = PPN;
v3 = OPNi
sDl Da;
sD2 = Dc;
sD3 = Dbi
else if ( reg 3 ) {
vl = PPOi
) { /* Sector 1 */
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v2 = opa;
v3 = OPN;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vl opa;
v2 = OPN;
v3 = NPN;
sDl Dc;
sD2 Db;
sD3 Da;
else {
if ( reg -- 1 ) {
vl 000;
v2 = aaN;
v3 = NON;
sDl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2) {
vl aaN;
v2 = PPN;
v3 = OPN;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 3 ) {
vl aaN;
v2 = NON;
v3 = OPN;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vl NON;
v2 = OPN;
v3 = NPN;
sDl Dc;
sD2 Db;
sD3 Da;
else if ( theta < pi ) {
if ( posV -- 1 ) {
if ( reg -- 1 ) {
vl 000;
v2 = opa;
v3 = OPP;
sDl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2 ) {
/* Sector 2 */
vlOPa;
v2 = NPN;
v3 = NPO;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 3 ) {
Appendix C
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vl OPO;
v2 OPP;
v3 NPO;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vl OPP;
v2 = NPO;
v3 = NPP;
sDl Dc;
sD2 Db;
sD3 Da;
else {
if ( reg -- 1 ) {
vl 000;
v2 = NON;
v3 = NOO;
sDl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2) {
vl NON;
v2 = NPN;
v3 = NPO;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 3 ) {
vl NON;
v2 = NOO;
v3 = NPO;
sDl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vl NOO;
v2 = NPO;
v3 = NPP;
sDl Dc;
sD2 Db;
sD3 Da;
else if ( theta < (4. 0/3. 0) *pi ) {
if ( posV == 1 ) {
if ( reg == 1 ) {
vl 000;
v2 = OPP;
v3 = OOP;
sDl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2 ) {
vl OPP;
v2 = NPP;
v3 = NOP;
sDl Da;
sD2 Dc;
sD3 Db;
/* Sector 3 */
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else if ( reg 3 ) {
vI OPP;
v2 = OOP;
v3 = NOP;
sOl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vI OOP;
v2 = NOP;
v3 = NNP;
sOl Dc;
sD2 Db;
sD3 Da;
else
if reg -- I ) {
vI 000;
v2 = NOO;
v3 = NNO;
sOl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg 2) {
vI NOO;
v2 = NPP;
v3 = NOP;
sOl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 3 ) {
vI NOO;
v2 = NNO;
v3 = NOP;
sOl Da;
sD2 = Dc;
sD3 = Db;
else if ( reg 4 ) {
vI NNO;
v2 = NOP;
v3 = NNP;
sOl Dc;
sD2 Db;
sD3 Da;
else if ( theta < (S.O/3.0)*pi ) {
if ( posV == 1 ) {
if ( reg == 1 ) {
vr v ceo.
v2 = OOP;
v3 = POP;
sOl Db;
sD2 = Da;
sD3 = Dc;
else if ( reg
vlOOP;
/* Sector 4 */
2 ) {
v2 = NNP;
v3 = aNP;
sOl Da;
sD2 = Dc;
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sD3 = Dbi
else if ( reg 3 ) {
vI OOPi
v2 = POPi
v3 = ONPi
sDI Dai
sD2 = DCi
sD3 = Dbi
else if ( reg 4 ) {
vI POPi
v2 = ONPi
v3 = PNPi
sDI DCi
sD2 Dbi
sD3 Dai
else
if reg -- I ) {
vI OOOi
v2 = NNOi
v3 = ONOi
sDI Dbi
sD2 = Dai
sD3 = DCi
else if ( reg 2) {
vI NNOi
v2 = NNPi
v3 = ONPi
sDI Dai
sD2 = DCi
sD3 = Dbi
else if ( reg 3 ) {
vI NNOi
v2 = ONOi
v3 = ONPi
sDI Dai
sD2 = DCi
sD3 = Dbi
else if ( reg 4 ) {
vI ONOi
v2 = ONPi
v3 = PNPi
sDI DCi
sD2 Dbi
sD3 Dai
else /* Sector 5 */
if posY -- I ) {
if ( reg -- I )
vI OOOi
v2 = POPi
v3 = POOi
sDI Dbi
sD2 = Dai
sD3 = DCi
else if ( reg 2 ) {
vI POPi
v2 = PNPi
v3 = PNOi
sDI = Dai
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sD2 = DCi
sD3 = Obi
else if ( reg
v1 POPi
v2 = POOi
3 ) {
v3 = PNOi
sOl Dai
sD2 = DCi
sD3 = Obi
else if ( reg 4 ) {
v1 POOi
v2 = PNOi
v3 = PNNi
sOl DCi
sD2 Obi
sD3 Dai
else {
if ( reg -- 1 ) {
v1 OOOi
v2 = ONOi
v3 = ONNi
sOl Obi
sD2 = Dai
sD3 = DCi
else if ( reg 2) {
v1 ONOi
v2 = PNPi
v3 = PNOi
sOl Dai
sD2 = DCi
sD3 = Obi
else if ( reg 3 ) {
v1 ONOi
v2 = ONNi
v3 = PNOi
sOl Dai
sD2 = DCi
sD3 = Obi
else if ( reg 4 ) {
v1 ONNi
v2 = PNOi
v3 = PNNi
sOl DCi
sD2 Obi
sD3 Dai
/* Write duty cycles to PWM output */
_pec31_ FPGA_PWM_vector( &pec31_ FPGA_PWM [0], 0, v1 )i
_pec31_ FPGA_PWM_vector( &pec31_ FPGA_PWM [0], 1, v2 )i
_pec31_ FPGA_PWM_vector( &pec31_ FPGA_PWM [0], 2, v3 )i
_pec31_ FPGA_PWM_vtimes( &pec31_ FPGA_PWM [1], a, sOl )i
_pec31_ FPGA_PWM_vtimes( &pec31_ FPGA_PWM [1], 1, sD2 )i
_pec31_ FPGA_PWM_vtimes( &pec31_ FPGA_PWM [1], 2, sD3 )i
/* Output duty cycles to DAe for testing */
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_dac8413_update_v(
state duty cycle */
_dac8413_update_v(
duty cycle */
_dac8413_update_v(
state duty cycle */
_dac8413_update_v(
&pec31_dac8413, 0, 10*sD1 ) ; /* positive
&pec31_ dac8413, 1, 10*sD2 ) ; /* Zero state
&pec31_ dac8413, 2, 10*sD3 ) ; /* Negative
&pec31_ dac8413, 3, 10*ma ) ;
/* Rotate reference vector */
theta += ((Ts)/(Tf))*2.0*pi;
theta += ( theta«2.0*pi) ? 0.0 -2.O*pi) ;
/* Invert Posv */
posY += ( posY < 1.0 ? 1.0 -1. 0) ;
/*fbe = (fbe I pec3I_FPGA_PWM[O}.p_reg->rd.error_status) & OxIFFi
fbe (fbe I pec3I_FPGA_PWM[I}.p_reg->rd.error_status) & OxIFFi */
fbe (fbe *((volatile unsigned int*)Ox7000bO)) & OxFFF;
lcd_goto(O,O) ;
lCd_prints_ex ("Ma =");
lcd_printi_ex(100.0*ma,6,TRUE) ;
lcd_fill_ex(' ');
lcd_goto(O,l) ;
lcd_prints_ex("FBE = ");
lcd_printi_ex(fbe,6,TRUE) ;
lcd_fill_ex(' ');
lcd_ex ();
/*test to allow watchcdog to time out*/
/*
if((bstate&ampOxIO)l=O)
{
while (1),·
J
*/
/*__ trigger the dog__ */
if (fbe == 0)
pec31_FPGA_reg->wr.WDTimer 2;
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Appendix D Modified FPGA Routine
This FPGA routine is a modified version of a FPGA routine used previously on the final
year project ofD. Drennan. Written in VHDL, the modified routine is different in the follow-
ing aspects:
• Error feedbacks' implemented.
• Fundamental frequency clock modified.
• Resetting of FPGA after error signal.
library ieee;
use ieee.std _logic _I I64.all;
use ieee.std _logic _arith.all;
ENTITY vector _gen is
PORT ( address
csO
-- chip select 0
csl
-- chip select I
nrd
-- not read
: IN std_logic _vector(3 downto 0);
: IN std_logic;
-- address bus
: IN std_logic;
: IN std_logic;
nwe
-- not write en
: IN std_logic;
elk
-- clock
data
pwm_sync_inl
: IN std_logic;
: IN std_logic_vector(9 downto 0);
: IN std_logic;
-- data bus
-- pwm sync in I
pwm_sync_in2 : IN std_logic;
-- pwm sync in I
npwm_disablel : IN std_logic;
-- not pwm disable I
npwm_disable2 : IN std_logic;
-- not pwm disable 2
pwm_errl
pwm_err2
dis_protection
: IN std_logic_vector(8 downto 0); -- pwm error I
: IN std_logic_vector(8 downto 0); -- pwm error 2
: IN std_logic;
-- dip I
err_polarity : IN std_logic;
-- dip2
pwm_topl
pwm_botl
pwm_top2
pwm_bot2
dcdumpl
dcdump2
compare I
compare2
do
pwm_errorl
pwm_error2
ramp_dirl
: OUT std_logic_vector(3 downto 0); --top PWM I
: OUT std_logic_vector(3 downto 0); -- bottom PWM I
: OUT std_logic_vector(3 downto 0); -- top PWM 2
: OUT std_logic_vector(3 downto 0); -- bottom PWM 2
: OUT std_logic;
: OUT std_logic;
: OUT std_logic_vector(1 downto 0);
: OUT std_logic_vector(1 downto 0);
: OUT std_logic_vector(8 downto 0);
: OUT std_logic;
: OUT std_logic;
: OUT std_logic;
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ramp direction for
ramp_dir2 : OUT std_logic); -- end
of cycle poll
end entity vector _gen;
architecture ver I of vector _gen is
-- Phase signals
type phase_arm
signal A
signal B
signal C
signal A_con
signal B_con
signal C_con
-- Timing signals
signal slow _c1k
slower clock
signal cnt
clock hard coded
type timer
signal time_state
timer states
signalDI_cnt
timer
signal 02_ ent
timer
-- State vector registers
signal v l
signal v2
signal v3
is (zero,pos,neg,deadO I ,dead02,dead 12);
: phase_arm;
: phase_arm;
: phase_arm;
: std_logic_vector(1 downto 0);
: std_logic_vector(l downto 0);
: std_logic_vector(1 downto 0);
: std_logic;
: integer range 0 to 2* * 10;
is (01,02,03);
: timer;
: integer range 0 to 2**I 0; end state
: integer range 0 to 2**10; -- end state 2
: std_logic _vector(9 downto 0); -- current vectors
: std_logic_vector(9 downto 0); -- current vectors
: std_logic_ vector(9 downto 0); -- current vectors
signal vlb,v2b,v3b
signal vlbb,v2bb,v3bb
signal vIt, v2t
signal vItb,v2tb
signal vItbb, v2tbb
: std_logic _vector(9 downto 0); -- buffered vectors
: std_logic_vector(9 downto 0); -- 2xbuffered vectors
: std_logic _vector(9 downto 0); -- current times
: std_logic_ vector(9 downto 0); -- buffered times
: std_logic _vector(9 downto 0); -- 2xbuffered times
-- Tri state control
signal tri_con : std_logic;
--AD
signal pwm_error : std_logic;
BEGIN
pwm_errorl <= '0';
-- not used
pwm_error2 <= '0';
-- not used
comparel(l downto 0) <= "00"; -- not
used
compare2(1 downto 0) <= "00"; -- not
used
dcdumpl <= '0';
-- not used
dcdump2 <= '0';
-- not used
tri_con <= '0';
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do <= "111111111" when (tri_con = 'I') else "ZZZZZZZZZ"; -- not used
pwm_topl(3) <= '0';
-- turn offPWM 4
pwm_top2(3) <= '0';
pwm_botl(3) <= '0';
pwm_bot2(3) <= '0';
-- Write data to buffers
process(clk)
begin
if rising_ edge( elk) then
if (nwe = '0') then
if (csO = 'I')then
case address is
when "0000" =>
v Ibb <= data(9 downto 0);
when "000 I" =>
v2bb <= data(9 downto 0);
when "00 I0" =>
v3bb <= data(9 downto 0);
when others =>
end case;
elsif(csl = 'I') then
case address is
when "0000" =>
vltbb <= data(9 downto 0);
when "000 I" =>
v2tbb <= data(9 downto 0);
when others =>
end case;
end if;
end if;
end if;
end process;
-- Timing function
process(clk)
variable slow_clk : integer range 0 to 2**3;
begin
ifrising_edge(e1k) then
slow _elk := slowclk + I;
if (slow_elk = 4) then
ent <= ent + I;
slowclk := 0;
end if;
if(cnt = 417) then
ramp_dirl <= '0';
-- set ramp direction
ramp_dir2 <= '0';
end if;
if (ent = 833) then
ramp_dirl <='1';
-- to comply with DSP
ramp_dir2 <= '1';
time_state <= DI;
-- after cycle -> DO
cnt<=O;
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tor -> phase
tor -> phase
tor -> phase
end if;
end process;
-- reset counter
vi <=vlb;
-- move buffered vectors
vlb <=vlbb;
v2 <= v2b;
v2b <= v2bb;
v3 <= v3b;
v3b <= v3bb;
vit <= vltb;
-- move buffered times
vl tb <= v ltbb;
v2t <= v2tb;
v2tb <= v2tbb;
DI_cnt <= cony _integer(unsigned(vl tb»;
D2_ent <= cony _ integer(unsigned( vltb) + cony _ integer(unsigned( v2tb »;
elsif(cnt = DI_cnt) then
time_state <= D2;
elsif(cnt = D2_cnt) then
time_state <= D3;
end if;
case time _state is
whenDI =>
A_con <= vl(5 downto 4);
B_con <= vl(3 downto 2);
C_con <= vl(1 downto 0);
when D2=>
A_con <= v2(5 downto 4);
B_con <= v2(3 downto 2);
C_con <= v2(1 downto 0);
whenD3 =>
A_con <= v3(5 downto 4);
B_con <= v3(3 downto 2);
C_con <= v3(1 downto 0);
end case;
-- Gating Pulses for Phase A
process(e1k)
variable dcnt_A
begin
: integer range 0 to 2**7;
if rising_ edge( elk) then
case A is
-- zero state
-- begin dent at zero
when zero =>
dcnt_A:= 0;
pwm_topl(O) <= 'I' or pwm_error;
pwm_top2(0) <= '0' or pwm_error;
pwm_botl(O) <= '0' orpwm_error;
pwm_bot2(O) <= 'I' or pwm_error;
if (A_con = "Ol ") then
A <= deadOl;
elsif(A_con = "10") then
Appendix D
-- vec-
-- vec-
-- vec-
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A <=dead02;
end if;
when pos=>
-- positive state
pwm_topl(O) <= '0' or pwm_error;
pwm_top2(0) <= '0' or pwm_error;
pwm_botl(O) <= 'I' or pwm_error;
pwm _bot2(O) <= 'I' or pwm _error;
if (A_con = "00") then
A <= deadOl;
elsif(A_con = "10") then
A <= deadl2;
end if;
when neg=>
-- negative state
pwm_topl(O) <= 'I' or pwm_error;
pwm_top2(0) <= 'I' or pwm_error;
pwm_botl(O) <= '0' or pwm_error;
pwm _bot2(O) <= '0' or pwm _error;
if (A_con = "00") then
A <=dead02;
elsif(A_con = "Ol ") then
A <= deadl2;
end if;
when deadO I =>
-- dead time zero to pos
pwm_topl(O) <= 'I' or pwm_error;
pwm_top2(0) <= '0' or pwm_error;
pwm_botl(O) <= 'I' orpwm_error;
pwm_bot2(O) <= 'I' or pwm_error;
if (dcnt_A > 124) then
dead time = Sus
dcnt_A :=0;
if (A_con = "00") then
A <= zero;
elsif(A_con = "Ol ") then
A <=pos;
else
A <= deadl2;
end if;
end if;
dcnt_A:= dcnt_A + I;
when dead02 =>
-- dead time zero to neg
pwm_topl(O) <= 'I' or pwm_error;
pwm_top2(0) <= 'I' or pwm_error;
pwm_bot1(O) <= '0' or pwm_error;
pwm_bot2(O) <= 'I' or pwm_error;
if(dcnt_A> 124) then
dcnt_A:= 0;
if(A_con = "00") then
A <=zero;
elsif(A_con = "10") then
A <=neg;
else
A <= dead12;
end if;
end if;
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-- dead time pos to neg
end case;
end if;
end process;
-- Gating Pulses for Phase B
process( elk)
variable dcnt_ B
begin
if rising_ edge( elk) then
case B is
-- zero state
-- begin dent at zero (double check)
-- positive state
-- negative state
Appendix D
dcnt_A:= dcnt_A + I;
when deadl2 =>
pwm_topl(O) <= 'I' or pwm_error;
pwm_top2(0) <= 'I' or pwm_error;
pwm_botl(O) <= 'I' or pwm_error;
pwm_bot2(O) <= 'I' or pwm_error;
if (dcnt_A > 124) then
dcnt_A:= 0;
if (A_con = "00") then
A <= zero;
elsif(A_con = "Ol ") then
A <=pos;
else
A<=neg;
end if;
end if;
dcnt_A := dcnt_A + I;
: integer range 0 to 2**7;
when zero =>
dcnt_B:= 0;
pwm_topl(l) <= 'I' or pwm_error;
pwm _top2( I) <= '0' or pwm _error;
pwm _bot! (I) <= '0' or pwm _error;
pwm_bot2(I) <= 'I' or pwm_error;
if (B_con = "Ol ") then
B <= deadOl;
elsif(B_con = "10") then
B <=dead02;
end if;
whenpos =>
pwm_topl(l) <= '0' or pwm_error;
pwm_top2(1) <= '0' or pwm_error;
pwm_botl(l) <= 'I' or pwm_error;
pwm_bot2(I) <= 'I' or pwm_error;
if (B_con = "00") then
B <= deadOl;
elsif (B_ con = "10") then
B <= deadl2;
end if;
when neg=>
pwm_topl(l) <= 'I' or pwm_error;
pwm_top2(1) <= 'I' or pwm_error;
pwm_bot!(I) <= '0' or pwm_error;
pwm_bot2(I) <= '0' or pwm_error;
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-- dead time zero to pos
-- dead time zero to neg
-- dead time pos to neg
end if;
end case;
Appendix D
if(B_con = "00") then
B <= dead02;
elsif (B_con = "0 I ") then
B <= deadl2;
end if;
when deadOI =>
pwm_topl(l) <= 'I' or pwm_error;
pwm_top2(1) <= '0' or pwm_error;
pwm_botl(l) <= 'I' or pwm_error;
pwm_bot2(I) <= 'I' or pwm_error;
if(dcnt_B> 124) then
dcnt_B:= 0;
if (B_con = "00") then
B <=zero;
elsif (B_con = "0 I ") then
B <=pos;
else
B <=deadI2;
end if;
end if;
dcnt_B := dcnt_B + I;
when dead02 =>
pwm_topl(l) <= 'I' orpwm_error;
pwm_top2(1) <= 'I' or pwm_error;
pwm_bot1(I) <= '0' or pwm_error;
pwm_bot2(I) <= 'I' or pwm_error;
if(dcnt_B> 124) then
dcnt_B :=0;
if (B_con = "00") then
B <=zero;
elsif (B_ con = " I0") then
B <= neg;
else
B<= deadl2;
end if;
end if;
dcnt_ B := dcnt_ B + I;
when deadl2 =>
pwm_topl(l) <= 'I' or pwm_error;
pwm_top2(1) <= 'I' orpwm_error;
pwm_botl(l) <= 'I' or pwm_error;
pwm_bot2(I) <= 'I' or pwm_error;
if (dcnt_B > 124) then
dcnt_B :=0;
if (B_ con = "00") then
B <=zero;
elsif (B_ con = "0 I ") then
B <=pos;
else
B <= neg;
end if;
end if;
dcnt_ B := dcnt_ B + I;
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end process;
-- Gating Pulses for Phase C
process{ elk)
variable dcnt_ C
begin
ifrising_edge(clk) then
case C is
-- zero state
-- begin dent at zero (double check)
-- positive state
-- negative state
-- dead time zero to pos
Appendix D
: integer range 0 to 2**7;
when zero =>
dcnt_C:= 0;
pwm_topl(2) <= 'I' orpwm_error;
pwm_top2(2) <= '0' orpwm_error;
pwm_botl(2) <= '0' or pwm_error;
pwm_bot2(2) <= 'I' or pwm_error;
if (C_con = "Ol") then
C <= deadOl;
elsif(C_con = "10") then
C <=dead02;
end if;
when pos =>
pwm _top I (2) <= '0' or pwm _error;
pwm_top2(2) <= '0' or pwm_error;
pwm_botl(2) <= 'I' or pwm_error;
pwm _bot2(2) <= ' I ' or pwm _error;
if (C_con = "00") then
C <= deadOl;
elsif(C_con = "10") then
C <= deadl2;
end if;
when neg=>
pwm_topl(2) <= 'I' or pwm_error;
pwm _top2(2) <= 'I' or pwm _error;
pwm_ bot I (2) <= '0' or pwm _error;
pwm _bot2(2) <= '0' or pwm _error;
if (C_con = "00") then
C<=dead02;
elsif (C_con = "0 I ") then
C <= deadl2;
end if;
when deadO I =>
pwm_topl(2) <= 'I' or pwm_error;
pwm_top2(2) <= '0' or pwm_error;
pwm_botl(2) <= 'I' or pwm_error;
pwm_bot2(2) <= 'I' or pwm_error;
if (dcnt_C > 124) then
dcnt_C :=0;
if(C_con = "00") then
C<=zero;
elsif (C_con = "0 I") then
C<=pos;
else
C <= deadl2;
end if;
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end if;
dcnt_C:= dcnt_C + I;
when dead02 =>
-- dead time zero to neg
pwm_topl(2) <= 'I' or pwm_error;
pwm _top2(2) <= 'I' or pwm _error;
pwm_botl(2) <= '0' or pwm_error;
pwm _bot2(2) <= 'I' or pwm _error;
if(dcnt_C> 124) then
dcnt_C:= 0;
if (C_con = "00") then
C<= zero;
elsif(C_con = "10") then
C <= neg;
else
C <=deadI2;
end if;
end if;
dcnt_C:= dcnt_C + I;
when deadl2 =>
-- dead time pos to neg
pwm_topl(2) <= 'I' or pwm_error;
pwm _top2(2) <= 'I' or pwm _error;
pwm_botl(2) <= 'I' or pwm_error;
pwm_bot2(2) <= 'I' or pwm_error;
if(dcnt_C> 124) then
dcnt_C:= 0;
if(C_con = "00") then
C <=zero;
elsif(C_con = "Ol ") then
C<=pos;
else
C <= neg;
end if;
end if;
dcnt_C:= dcnt_C + I;
end case;
end if;
end process;
AD
process( elk,pwm _err I ,pwm _err2)
begin
if elk'event and elk=' I' then
if(pwm_errl(7 downto 2) /= "111111 ") or (pwm_err2(7 downto 2) /= "111111 ") then
pwm_error <= 'I';
end if;
end if;
end process;
end architecture ver I;
Appendix D
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Appendix E MATLAB®Files
E.l Current and Voltage % THO Calculations
close all;
clear;
ac
(40ms long)
ac (:,2)
loadcsv('tek00007.csv') ; % loading relevant tek.csv file
l*ac (:,2) ; % Scaling the magnitudes (*x)
f [0:length(ac)-ll!length(ac)!(ac(2,l)-ac(l,l)) ;
% creating a 1*10000 matrix to zero 50Hz & DC fft components
n [ O*ones(l,l); l*ones(l,l); O*ones(l,l); l*ones(l,l);
1 .0*ones (10000 -4 ,1); l :
% creating a 1*10000 matrix to zero 50Hz & DC fft components
d [ O*ones(l,l); l*ones(l,l); l*ones(l,l); l*ones(l,l);
l.O*ones(10000-4,l); i .
f ac
idc (column 2)
f ac n n.*f_ac;
nent from numerator
f ac d d.*f_ac;
abs(fft(ac(:,2)))!10000; %fft of current values in
%Removing 50Hz & DC compo-
%Removing DC component from
denominator
figure(l) ;
plot (ac (:,1) ,ac (:,2) );
%bar(f,f_npcc),-
%figure (2) I·
%bar(f,d,'r'),-
%figure(3),-
%bar(f,n,'r'),-
figure(4) ;
bar (f,f_ac_n) ;
figure (5) ;
bar (f,f_ac_d) ;
THD sqrt( ((sum(f ac n(l:length(f ac n)!2) .Á2))*sqrt(2)) !
((sum(f_ac_d(1:length(f=ac=d)!2) .Á2))*sqrt(2)) )*100
E.2 Efficiency Calculations
E.2.1 AC Power Calculations
close all;
clear;
ia loadcsv('tek00001.csv');
figure (1) ;
%Loading 20ms A-Phase Current waveform
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plot (ia (:,1) ,ia (:,2) ); %plotting wavefonn
va loadcsv('tekOOOO4.csv'); %Loading 20ms A-Phase Voltage wavefonn
figure (2);
plot (va (:,1),va.(:,2)); %plotting wavefonn
ib loadcsv('tek00002.csv') ; %Loading 20ms B-Phase Current waveform
figure (3);
plot (ib (:,1) ,ib (:,2) ); %plotting wavefonn
vb loadcsv('tek00005.csv') ; %Loading 20ms B-Phase Voltage wavefonn
figure (4);
plot (vb (:,1),vb (:,2)); %plotting waveform
ic loadcsv('tek00003.csv') ; %Loading 20ms C-Phase Current waveform
figure(5) ;
plot (ic(:,1) ,ic (:,2)); %plotting waveform
vc loadcsv('tek00006.csv') ; %Loading 20ms C-Phase Voltage waveform
figure (6);
plot(vc(:,l) ,vc(:,2)); %plotting wavefonn
% calculating AC power, multiplying each point within voltage array by its
% corresponding value in current array
p va * ia + vb .* ib + vc .* ic;
figure(7) ;
plot (p);
P mean(p);
sprintf( 'Pac = %12.3f kW\n', mean(p)!lOOO )
E.2.2 DC Power Calculations
close all;
clear;
i loadcsv('tekOOOOO.csv');
i 20!lOe-3*i;
figure(l) ;
plot (i(:,1) ,i (:,2) );
%Loading 20ms DC Current Measurement
%plotting I waveform
figure (2);
p 800.*i(:,2);
DC Current
plot (p);
%Multiplying DC voltage with Measured
sprintf( 'Pdc = %12.3f kW', mean(p)!lOOO ) %obtaining mean DC power
E.3 DC Capacitor Power Loss Calculations
close all;
clear;
idc
idc(:,2)
loadcsv('tekOOOOO.csv') ;
lOO*idc (:,2) ;
% loading relevant tek.csv file
% Scaling the current magnitudes (*100)
f [O:length(idc)-l]!length(idc)!(idc(2,l)-idc(l,l)) ;
195
Stellenbosch University http://scholar.sun.ac.za
Appendix E
% creating a 1*10000 scaling Array for the ESR derating as the
frequency increases
c [ 0*ones(2,1); l*ones(l,l); 0.8Sl*ones(1,1); 0.69*ones(1,1);
0.648*ones(1,1); 0.606*ones(1,1); 0.S64*ones(1,1);
0.S23*ones(1,1) ;
O.SlO*ones(l,l); 0.497*ones(1,1); 0.484*ones(1,1);
0.47l*ones(1,1) ;
0.463*ones(1,1); 0.4S4*ones(1,1); 0.446*ones(1,1);
0.438*ones(1,1) ;
0.43S*ones(2,1); 0.432*ones(4,1); 0.4l9*ones(4,1);
0.4l3*ones(4,1) ;
0.406*ones(4,1); 0.400*ones(4,1); 0.39S*ones(22,1);
0.380*ones(22,1) ;
0.374*ones(22,1); 0.367*ones(489S,1); % for rest of half of
the fft distribution ((10000points)/2 -105)
O.O*ones(lOOOO-SOOO,l); ]; % zero last half of ma-
trix (10000points)/2
h [l*ones(SOOO,l); O.O*ones(lOOOO-SOOO,l);];
f idc
idc (column 2)
f idc rms
fft
f idc rms h
abs(fft(idc(:,2)))/10000; %fft of current values in
f_idc/sqrt(2) ; %RMS value of current in
h.*f_idc/sqrt(2) ; %displays half of RMS fft
r 0.015;
w r c.*r;
datasheets)
%ESR @ 50Hz (from datasheets)
%ESR weighted with frequency (from
figure (1) ;
plot (idc (:,1) ,idc (:,2)) ;
%bar(f,f_npcc);
figure(2) ;
bar (f ,c, 'r' ) ;
figure(3) ;
bar(f,w_r, 'r');
figure (10);
bar(f,f_idc_rms_h) ;
P L idc sum(w r.*((f_idc_rms_h) .A2)) %sum of IA2*R values
E.4 Inductor Ripple THD calculations
close all;
clear;
ac
ac (:,2)
loadcsv('tek00002.csv'); % loading relevant tek.csv file
1*ac(:,2); % Scaling the magnitudes (*x)
f [0:length(ac)-1]/length(ac)/(ac(2,1)-ac(1,1)) ;
% creating a 1*10000 scaling matrix for the ESR derating as the fre-
quency increases
n O*ones(l,l); l*ones(l,l); O*ones(l,l); l*ones(l,l);
1.0*ones(10000-4,1); ];
% zero last half of matrix (10000points)/2
d O*ones(l,l); l*ones(l,l); l*ones(l,l); l*ones(l,l);
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1.0*ones(10000-4,1) i 1 i
% zero last half of matrix (10000points)/2
%h [l*ones(5000,1)i 0.0*ones(10000-5000,1);Ji
f ac abs(fft(ac(:,2)))/10000i
%fft of current values in idc (column 2)
f ac n
f ac d
n.*f_aci
d.*f_aci
%f idc TInS
%f idc TInS h
f_idc/sqrt (2) ;
h.*f_idc/sqrt(2)i
%RMS value of current in fft
%displays half of RMS fft
%r
%w r
0.015;
c. *r;
%ESR @ 50Hz (from datasheets)
%ESR weighted with frequency (from datasheets)
figure (I) i
plot (ac(:,1) ,ac (:,2) ) i
%bar(f,f_npcc);
%figure(2)i
%bar (f,d, ,r' );
%figure(3);
%bar (f,n, 'r');
figure (4) i
bar(f,f_ac_n) i
figure (5) i
bar (f,f_ac_d) i
THD sqrt( ((sum(f ac n(l:length(f ac n)/2) .A2))*sqrt(2)) /
((sum(f_ac_d(l:length(f=ac=d)/2) .A2))*sqrt(2)) )*100
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